
Pioneer sound.vision.soul

Service Manual



ORDER NO. RRV2971

SDI AES/EBU INPUT BOARD

PRA-BD11 SDI AES/EBU OUTPUT BOARD PRA-BD12

THIS MANUAL IS APPLICABLE TO THE FOLLOWING MODEL(S) AND TYPE(S).

Model	Туре	Power Requirement	Remarks
PRA-BD11	ZUCYV/WL	DC Power supply from other system	
PRA-BD12	ZUCYV/WL	DC Power supply from other system	



For details, refer to "Important symbols for good services".

PIONEER CORPORATION 4-1, Meguro 1-chome, Meguro-ku, Tokyo 153-8654, Japan PIONEER ELECTRONICS (USA) INC. P.O. Box 1760, Long Beach, CA 90801-1760, U.S.A. PIONEER EUROPE NV Haven 1087, Keetberglaan 1, 9120 Melsele, Belgium PIONEER ELECTRONICS ASIACENTRE PTE. LTD. 253 Alexandra Road, #04-01, Singapore 159936 © PIONEER CORPORATION 2004

SAFETY INFORMATION

This service manual is intended for qualified service technicians; it is not meant for the casual do-it-yourselfer. Qualified technicians have the necessary test equipment and tools, and have been trained to properly and safely repair complex products such as those covered by this manual.

Improperly performed repairs can adversely affect the safety and reliability of the product and may void the warranty. If you are not qualified to perform the repair of this product properly and safely, you should not risk trying to do so and refer the repair to a qualified service technician.

WARNING

This product contains lead in solder and certain electrical parts contain chemicals which are known to the state of California to cause cancer, birth defects or other reproductive harm.

Health & Safety Code Section 25249.6 - Proposition 65

In this manual, the symbols shown-below indicate that adjustments, settings or cleaning should be made securely. When you find the procedures bearing any of the symbols, be sure to fulfill them:

1. Product safety



You should conform to the regulations governing the product (safety, radio and noise, and other regulations), and should keep the safety during servicing by following the safety instructions described in this manual.

2. Adjustments



To keep the original performances of the product, optimum adjustments or specification confirmation is indispensable. In accordance with the procedures or instructions described in this manual, adjustments should be performed.

3. Cleaning



For optical pickups, tape-deck heads, lenses and mirrors used in projection monitors, and other parts requiring cleaning, proper cleaning should be performed to restore their performances.

4. Shipping mode and shipping screws



To protect the product from damages or failures that may be caused during transit, the shipping mode should be set or the shipping screws should be installed before shipping out in accordance with this manual, if necessary.

5. Lubricants, glues, and replacement parts



Appropriately applying grease or glue can maintain the product performances. But improper lubrication or applying glue may lead to failures or troubles in the product. By following the instructions in this manual, be sure to apply the prescribed grease or glue to proper portions by the appropriate amount. For replacement parts or tools, the prescribed ones should be used.

CONTENTS

5

1. SPECIFICATIONS	4
2. EXPLODED VIEWS AND PARTS LIST	6
2.1 PACKING and EXTERIOR SECTION	6
2.1.1 PRA-BD11 (SDI AES/ EBU INPUT BOARD)	6
2.1.2 PRA-BD12 (SDI AES/ EBU OUTPUT BOARD)	
3. BLOCK DIAGRAM AND SCHEMATIC DIAGRAM	
3.1 BLOCK DIAGRAM	
3.2 OVERALL CONNECTION DIAGRAM	12
3.3 [PRA-BD11]: DINB ASSY (1/4)	14
3.4 [PRA-BD11]: DINB ASSY (2/4)	16
3.5 [PRA-BD11]: DINB ASSY (3/4)	18
3.6 [PRA-BD11]: DINB ASSY (4/4)	20
3.7 [PRA-BD12]: DOOB ASSY (1/2)	22
3.8 [PRA-BD12]: DOOB ASSY (2/2)	24
4. PCB CONNECTION DIAGRAM	
5. PCB PARTS LIST	30
6. ADJUSTMENT	_
7. GENERAL INFORMATION	
7.1 DIAGNOSIS	32
7.1.1 [PRA-BD11]: HOW TO OPERATION CHECK	
7.1.2 [PRA-BD11]: LIST OF STATUS LED INDICATION	
7.1.3 [PRA-BD11]: EXTERNAL I/F SPECIFICATIONS	
7.1.4 [PRA-BD11]: TROUBLESHOOTING	
7.1.5 [PRA-BD12]: HOW TO OPERATION CHECK	
7.1.6 [PRA-BD12]: LIST OF STATUS LED INDICATION	
7.1.7 [PRA-BD12]: TEST MODE	
7.1.8 [PRA-BD12]: OPERATION CHECK OF THE ASSY	
7.1.9 [PRA-BD12]: TROUBLESHOOTING	
7.1.10 DISASSEMBLY	59
7.1.11 INSTALLATION	60
7.2 IC INFORMATION	70
8. PANEL FACILITIES	96

3

8

В

С

D

Ε

4

1. SPECIFICATIONS

[PRA-BD11]

SDI input connectors:

Supported video standard SMPTE 259 M-C compliant

(270 Mb/S, 525i/625i 4:2:2 component input)

Supported audio standard SMPTE 272 M compliant

(Linear PCM, 48 kHz, 20-bit, channel 1/2) *1, *2, *3

AES/EBU input connectors:

Supported audio standard AES-3ID-1995 compliant (Linear PCM, 48 kHz, 16/18/20 bit, industrial format) *1,*3, *4

General:

В

Power supply +5 V DC (supplied internally by PRV-LX1)

Weight 0.3 kg

- *1 Quantization bits input to the PRV-LX1 are converted to 16 bits.
- *2 Audio channel 3/4 input is not supported.

SDI audio can only be selected during SDI video input (audio only cannot be selected).

- *3 Compressed audio cannot be input.
- *4 Digital audio input of the CP-1201 consumer format is not supported.

[PRA-BD12]

SDI output connectors: *1

Connector configuration BNC (1) Output impedance 75 Ω

Supported video standard SMPTE 259 M-C compliant

(270 Mb/S, 525i/625i 4:2:2 component output)

Supported audio standard SMPTE 272 M compliant

(Linear PCM, 48 kHz, 20-bit, channel 1/2) *2, *3

D AES/EBU output connectors: *1

Supported audio standard AES-3ID-1995 compliant

(Linear PCM, 48 kHz industrial format) *2, *3

General:

Ε

Power supply+5 V DC (supplied internally by PRV-LX1)

Weight 0.3 kg

Ambient operating temperature +5 to +35 $^{\circ}$ C (PRV-LX1 it mounts) Ambient operating humidity 5 to 85% RH (no condensation)

*1 Video/audio data is not output when playing back content containing signals preventing unauthorized copying to protect copyright holders, etc.


The PRA-BD12 does not support through output of SDI and AES/EBU signals via the PRA-BD11 (SDI AES/EBU input board).

- *2 Compressed audio cannot be output.
- *3 Output of the CP-1201 consumer format is not supported.
- Specifications and design are subject to possible modification without notice.

4

PRA-BD11

3



PRA-BD11

2. EXPLODED VIEWS AND PARTS LIST

NOTES: ● Parts marked by "NSP" are generally unavailable because they are not in our Master Spare Parts List.


- Screws adjacent to **▼** mark on product are used for disassembly.
- For the applying amount of lubricants or glue, follow the instructions in this manual. (In the case of no amount instructions, apply as you think it appropriate.)

2.1 PACKING and EXTERIOR SECTION

Α

В

■ 2.1.1 PRA-BD11 (SDI AES/ EBU INPUT BOARD)



	5	6	-	7	-	8	
PRA-BD	11 Parts List						
Mark No.	<u>Description</u>	Part No.					
1	DINB Assy	DWV1200					
2	Flexible Cable (26P)	DDD1266					Α
	(FFC cable (M))						
3	Flexible Cable (30P)	DDD1267					
	(FFC cable (L))						
4	Connector Assy	DKP3673					
	(4-pin cable (M))						_
5	Locking Wire Saddle	DEC1305					
0	Nowa Divet	DECOCOO					
6	Nyron Rivet Shield Case UP	DEC2698					
7 8	IN Terminal Cover	DNF1691 DNF1692					
NSP 9	IN Case Bottom	DNF1692 DNF1694					ь
NSP 10	Warranty Card	ARY1093					В
1101 10	Wallality Cald	A111 1095					
NSP 11	Polyethylene Bag	DHL1113					
NSP 12	Polyethylene Bag	DHL1139					
13	Operating Instructions	DRC1218					_
	(English, French, Duch, Japan	ese)					
NSP 14	Warranty Card PUSA2	DRY1210					
15	Board Connection Caution	DRY1224					
NSP 16	OPB User Sheet	DRY1228					•
NSP 17	Polyethylene Bag	Z21-004					С
NOD 40	(0.03 x 60 x 120)	704 040					
NSP 18	Polyethylene Bag	Z21-010					
NSP 19	(0.018 x 100 x 230) Polyethylene Bag	Z21-019					
NOF 19	(0.06 x 235 x 320)	221-019					_
20	Upper Pad	DHA1606					
	оррог гаа	2					
21	Unit Pad	DHA1607					
22	Accessory Box	DHA1609					
23	Upper Spacer	DHA1612					_
24	Packing Case IN	DHG2435					D
25	Master Carton IN	DHG2436					
06	Carau	DD 700D060ENI					
26 27	Screw Screw	BBZ30P060FNI BMZ30P060FNI					
28	Lock Washer	DBG1003					
29	JAM Nut	DBN1005					_
30	Screw	PMB40P070FCU					
50	00.011	. MD-01 0701 00					
NSP 31	Name Label IN	DRW2204					
NSP 32	Serial Paper	DRW1846					Е
							L

PRA-BD11

7

F

- 6

В 4, 5, 31(x2), 34(x2) 2, 3 - 15 С 6, 7, 11, 12, 35 10 * How to remove DOOB Assy. (Refer to "7.1.10 DISASSEMBLY") 33 ×**5** Е 28

	5 -	6	7	-	8	•
	12 Parts List					
Mark No.	<u>Description</u>	Part No.				
1	DOOB Assy	DWV1201				
2	Flexible Cable (30P) (FFC cable (L))	DDD1267				Α
3	Connector Assy (4-pin cable (M))	DKP3674				
4	Locking Wire Saddle	DEC1305				
5	Nyron Rivet	DEC2698				
6	Cable Sheet	DEC2710				
7	Cushion	DEC2716				
8	Shield Case UP	DNF1691				
9	OUT Terminal Cover	DNF1693				
NSP 10	OUT Case Bottom	DNF1695				В
11	Cable Support	DNG1090				
12	Ferrite Core	DTH1188				
NSP 13	Warranty Card	ARY1093				
NSP 14	Polyethylene Bag	DHL1113				
NSP 15	Polyethylene Bag	DHL1139				•
16	Operating Instructions	DRC1218				
	(English, French, Duch, Japane					
NSP 17	Warranty Card PUSA2	DRY1210				
18	Board Connection Caution	DRY1224				С
NSP 19	OPB User Sheet	DRY1228				
NSP 20	Polyethylene Bag (0.03 x 60 x 120)	Z21-004				
NSP 21	Polyethylene Bag (0.018 x 100 x 230)	Z21-010				•
NSP 22	Polyethylene Bag (0.06 x 235 x 320)	Z21-019				
23	Upper Pad	DHA1606				
24	Unit Pad	DHA1607				
25	Accessory Box	DHA1609				D
26	Upper Spacer	DHA1612				
27	Bracket Spacer	DHA1617				
28	Packing Case OUT	DHG2437				
29	Master Carton OUT	DHG2438				
30	Screw	BBZ30P060FNI				
31	Screw	BMZ30P060FNI				
32	Lock Washer	DBG1003				
33	JAM Nut	DBN1005				Е
34	Screw	PMB40P070FCU				
35	Binder (SKB-90BK)	ZCA-SKB90BK				
NSP 36	Name Label OUT	DRW2205				
NSP 37	Serial Paper	DRW1846				
	•					

F


9

-

3. BLOCK DIAGRAM AND SCHEMATIC DIAGRAM

3.1 BLOCK DIAGRAM

PRA-BD11



Main Device

SDI section

IC	Name	Function
IC8103 (GS9025A)	SDI Receiver	SDI Receiver receive a SDI signal, and extract the 270MHz clock and equalize the signal.
IC8108 (GS9020A)	I SI II I I I I I I I I I I I I I I I I	SDI Decoder receive the output of SDI Receiver, and perform the serial/parallel conversion and 27MHz clock generation.
IC8106 (GS9023A)	Audio Processor	Audio Processor demultiplex the video/audio signal from the SDI parallel, and each output it.

AES/EBU section

IC	Name	Function
IC8301 (CS8414-CS)		AES/EBU Receiver receive an AES/EBU signal, and judge a format. Then generate audio data and output it.

Common section


IC	Name Function			
IC8201 (XC2S50-5PQ208C)	FPGA	FPGA convert a format of the video signal and the audio signal which extracted from SDI and AES/EBU signals. Switching control of 27MHz main clock of PRV-LX1, and the control of each IC.		


10

Ε

_

PRA-BD11





Main Device

Block, IC	Function
Regulator block	Generate +3.3V and +2.5V power from +5V power supplied by AVIB
Clock control block	Generate 27MHz and 36.864MHz clocks for video and audio from 27MHz clock supplied by AVIB, and supply to each IC
Clock generation block	Generate 18.432MHz that are a basic clock for RS-232C I/F of FPGA Work with asynchronization for a audio 36.864MHz clock of the clock control block Generate 27MHz to use for the simple signal generator function for board check
FPGA (IC8611)	FPGA Communication with RS-232C for inside status display Communication control with AVIB Operation setting of each IC in the board and the LED control for status display CCIR656 video data control 3-wires audio data control Sampling frequency 96kHz of audio data convert to 48kHz Generate 6.144MHz and 12.288MHz clocks for audio (dividing by 36.864MHz clock) Simple signal generator function for board check (switching by a DIP switch)
Digital audio transmitter (IC8614)	Convert 3-wires audio data from the FPGA into AES/EBU data
Embedded audio processor (IC8613)	Superimposing the 3-wires audio data from the FPGA on the CCIR656 video data from the FPGA, and convert 8-bit to 10-bit.
Digital video serializer (IC8617)	Convert 10-bit CCIR656 video data from the embedded audio processor to SDI serial data

11

PRA-BD11

8

8

В


С

D

Е

F

- 3
- When ordering service parts, be sure to refer to "EXPLODED VIEWS and PARTS LIST" or "PCB PARTS LIST".
- The mark found on some component parts indicates the importance of the safety factor
 of the part. Therefore, when replacing, be sure to use parts of identical designation.
- The power supply is shown with the marked box.



Α

■ Connection and Pin Function

• DINB ASSY (DWV1200)

$CN8201 \leftrightarrow AVIB ASSY (CN3203)$

	No.	Name	I/O	Function
Г	1, 4	GND	-	Ground
	2, 3	+5V	-	+5V power supply input

CN8202 ↔ AVIB ASSY (CN5502)

No.	Name	I/O	Function
1	DINB_EXIST	0	A signal to judge installation of DINB H: DINB is installed.
2	SDI_VALID	0	Lock to the SDI signal, and a signal to show whether the signal is a component SD signal or not. H: Lock to a SDI signal, and signal format is valid. L: SDI signal is invalid or there is no input.
3	SDI_NP	0	Inputted video signal to SDI to show whether the signal is NTSC or PAL. H:NTSC, L:PAL
4	SDI_LOCK	0	Signal to show whether the audio signal that is included in SDI signal is locked or not. H: Locks to the embedded audio L: Unlocks to the embedded audio
5	SDI_RST	ı	DINB system reset signal input
6	AES_ERROR	0	A signal to show whether the error of AES/EBU signal exists. H: There is no error with AES/EBU signal. L: There is an error with AES/EBU signal.
7	MODE_SEL	I	Set the operating mode of the AES/EBU receiver. H : Clock output (master) mode L : Clock input (slave) mode
8-25	TP [1:16]	0	FPGA test signal output

CN8203 ↔ AVIB ASSY (CN5501)

OITOL	CHOZOG (7 A VID ACCT (CHOCCT)					
No.	Name	I/O	Function			
2	AES_LRCK	0	LR clock output for AES/EBU			
3	AES_DAI	0	Data output for AES/EBU			
4	AES_BCK	0	Audio clock output for AES/EBU			
6	SDI_LRCK	0	LR clock output for SDI embedded audio			
7	SDI_DAI	0	Data output for SDI embedded audio			
8	SDI_BCK	0	Audio clock output for SDI embedded audio			
11-25	SDI [0:7]	0	SDI digital video signal output			
27	CLK_27MSDI_SEL	0	27MHz clock output			
29	CLK_27MAVIB	ı	27MHz clock input			

CN8101 ↔ External Unit

No.	Name	1/0	Function
1	GND	I	GND input for SDI
2	SDI	-	SDI input Signal level is PECL (800mVp-p) at input

$\textbf{CN8301} \leftrightarrow \textbf{External Unit}$

No.	Name	I/O	Function
1	GND	- 1	GND input for AES/EBU
2	AES/EBU	- 1	AES/EBU input Signal level is 1Vp-p at input

• DOOB ASSY (DWV1201)

CN8601 ↔ AVIB ASSY (CN3204)

No.	Name	I/O	Function	
1, 4	GND	-	Digital ground	
2, 3	+5V	_	+5V power supply input	

CN8602 ↔ AVIB ASSY (CN5503)

No.	Name	I/O	Function
1	GND	-	Digital ground
2	N.C.	-	Reserve
3	SDO_ENA	I/O	DOOB system control signal (LVTTL level)
4	XRESET	ı	System reset input (LVTTL level)
5	GND	-	Digital ground
6	SDO_LRCK	ı	3-line audio LR clock input (LVTTL level)
7	SDO_DAI	ı	3-line audio data input (LVTTL level)
8	SDO_BCK	ı	3-line audio bit clock input (LVTTL level)
9	N.C.	_	Reserve
10	GND	-	Digital ground
11	SDO_D0	ı	CCIR Rec656 data input (LVTTL level)
12	GND	-	Digital ground
13	SDO_D1	ı	CCIR Rec656 data input (LVTTL level)
14	GND	-	Digital ground
15	SDO_D2	ı	CCIR Rec656 data input (LVTTL level)
16	GND	-	Digital ground
17	SDO_D3	ı	CCIR Rec656 data input (LVTTL level)
18	GND	-	Digital ground
19	SDO_D4	ı	CCIR Rec656 data input (LVTTL level)
20	GND	-	Digital ground
21	SDO_D5	ı	CCIR Rec656 data input (LVTTL level)
22	GND	-	Digital ground
23	SDO_D6	ı	CCIR Rec656 data input (LVTTL level)
24	GND	-	Digital ground
25	SDO_D7	ı	CCIR Rec656 data input (LVTTL level)
26	GND	-	Digital ground
27	N.C.	-	Reserve
28	GND	-	Digital ground
29	27MSDO	ı	27MHz clock input (LVTTL level)
30	GND	_	Digital ground

CN8608 ↔ External Unit (SDI input)

No.	Name	I/O	Function		
1	GND	-	Analog ground		
2	DATA		Output (800mVp-p \pm 10%, output impedance 75 Ω , 270Mbps)		


CN8609 ↔ External Unit (AES/EBU input)

No.	Name	1/0	Function		
1	GND	-	Analog ground		
2	2 DATA O		AES/EBU output (1.0Vp-p \pm 20%, output impedance 75 Ω , 3.072Mbps)		

$\textbf{CN8610} \leftrightarrow \textbf{RS-232C jig GGF1348} \\ \textbf{(DVD interface jig for service)}$

No.	Name	I/O	Function		
1	N.C.	-	Reserve		
2	GND	-	Digital ground		
3	+5V	-	+5V power supply input		
4	CTS	- 1	Reserve (RS-232C CTS inut at LVTTL level)		
5	RTS	0	Reserve (RS-232C RTS inut at LVTTL level)		
6	RxD	- 1	Reserve (RS-232C RxD inut at LVTTL level)		
7	TxD	0	RS-232C TxD input (LVTTL level)		


S8602 (DIP switch)




L	No.	Name	Function	Land	Setting for Land
	1	Test mode setting	OFF : Normal operation ON : Test mode	TP8660	OFF : Open ON : L (GND)
	2		OFF: Video is NTSC at test mode ON: Video is PAL at test mode	TP8661	OFF : Open ON : L (GND)
	3, 4	Reserve	_	_	_

13

Ε







A 1/4

15

8

PRA-BD11







A 2/4

8

5

A 0/4 DINID A 000/ (DINI) (4000)






A 3/4

PRA-BD11

4/4 DINB ASSY (DWV1200)



A 4/4


20

PRA-BD11

3


5 В С D Ε 21 PRA-BD11 5 8

3.7 [PRA-BD12]: DOOB ASSY (1/2)




B 1/2

PRA-BD11




B 2/2 DOOB ASSY (DWV1201)

24



PRA-BD11



5

5

B 2/2

25

PRA-BD11

8


8

В

D

Ε

4. PCB CONNECTION DIAGRAM 4.1 [PRA-BD11]: DINB ASSY



A


PRA-BD11

_

3

A DINB ASSY

SIDE B




Α

В

`

E


A



B

B DOOB ASSY

SIDE B



Α

В

С

E

В

Α

• The ⚠ mark found on some component parts indicates the importance of the safety factor of the part. Therefore, when replacing, be sure to use parts of identical designation.

• When ordering resistors, first convert resistance values into code form as shown in the following examples. Ex. 1 When there are 2 effective digits (any digit apart from 0), such as 560 ohm and 47k ohm (tolerance is shown by J=5%, and K=10%).

3

Ex.2 When there are 3 effective digits (such as in high precision metal film resistors).

 $5.62k \Omega \rightarrow 562 \times 10^{1} \rightarrow 5621 \cdots RN1/4PC \boxed{5} \boxed{6} \boxed{2} \boxed{1} F$

В	Mark No. Description LIST OF ASSEMBLIES	Part No.	Mark No. Description C8112 C8272, C8273	Part No. CCSRCH101J50 CCSRCH150J50
	[PRA-BD11] 1DINB ASSY	DWV1200	C8106, C8113, C8128, C8130, C8306 C8308, C8313, C8314, C8316, C8317 C8319, C8320, C8325	CEVW100M16 CEVW100M16 CEVW100M16
	[PRA-BD12] 1DOOB ASSY	DWV1201	C8122 C8101-C8103, C8105, C8107-C8111 C8114, C8119-C8121, C8123 C8126, C8127, C8129, C8131 C8133-C8146, C8201-C8209	CEVW101M6R3 CKSRYB103K50 CKSRYB103K50 CKSRYB103K50 CKSRYB103K50
С	• PRA-BD11 Mark No. Description DINB ASSY	Part No.	C8215-C8217, C8221, C8227-C8229 C8233, C8237, C8242-C8245 C8252-C8258, C8267, C8268, C8271 C8303, C8304, C8315, C8321-C8323 C8326, C8327	CKSRYB103K50 CKSRYB103K50 CKSRYB103K50 CKSRYB103K50 CKSRYB103K50
	SEMICONDUCTORS ⚠ IC8306	BA033FP BA25BC0FP CS8414-CS GS9020A GS9023A	C8115-C8118, C8301, C8302, C8318 C8124 C8312 C8104 C8307	CKSRYB104K16 CKSRYB153K50 CKSRYB224K10 CKSRYB472K50 CKSRYB683K16 DCG1034
D	IC8103 IC8205 IC8104 IC8308 IC8203	GS9025A PE9016A PLL1700E PST9124N SN74AHC2G53HDCT	RESISTORS R8138, R8139, R8143, R8147-R8149 R8203, R8214, R8215, R8218-R8221 R8223-R8225, R8301-R8304 R8306, R8307	RAB4C0R0J RAB4C0R0J RAB4C0R0J RAB4C0R0J
	IC8312 IC8101, IC8102, IC8204 IC8105 IC8309 IC8208	TC74ACT32F TC74LCX541FT TC74LCX74FT TC74VHC14FT TC74VHCU04FT	R8118 R8110, R8112, R8113, R8305 Other Resistors	RS1/16S3650F RS1/16S75R0F RS1/16S###J
Е	IC8109, IC8110 IC8311 IC8206, IC8207 IC8201 D8105, D8106, D8305, D8306	TC7SET08FU TC7SH00F TC7SLU04F XC2S50-5PQ208C 1SS355	OTHERS CN8202 (26P CONNECTOR) CN8101, CN8301 (BNC CONNECTOR) CN8203 (30P FFC CONNECTOR) CN8201 (PH CONNECTOR) KN8301-KN8304 (EARTH METAL FITTING)	AKN7032) DKN1163 DKN1192 S4B-PH-SM3 VNF1109
ı	D8205-D8207, D8303, D8304 D8301, D8302 ① TH8301, TH8302	SML-310DT UDZS5R1(B) MINISMDC075F	X8301 (27.000MHz)	VSS1146
F	COILS AND FILTERS F8101-F8108, F8201-F8208 F8304, F8305 L8109 F8301-F8303 L8104, L8105, L8110, L8205, L8206	DTF1070 DTF1070 LCTAW15NJ2520 VTH1040 VTL1079		

CAPACITORS

30

AK4103AVF

BA033FP BA25BC0FP

BU2288FV

GS7032

GS9023A

PE9017A

PST9124N

TC74LCX32FT

TC74LCX541FT

TC74VHC125FT

TC74VHC541FT

TC7SLU04F

TC7SZ125FU

TC7SZ126FU

TC7WU04FU

DTA124EUA

SML-310DT

SML-310PT

DTF1070

DTL1116

VTH1040

MINISMDM160

LCTAW27NJ2520

X8602

(18.432MHz)

1SS355

XC2S50-5PQ208C

Mark No.	<u>Description</u>	Part No.	
C8603, C	08615, C8622, C8623 08604, C8606, C8610, C8611 08632, C8633, C8663, C866511		А
C8612-C	C8678 C8605, C8607, C8609 8614, C8616-C8619, C8621 8628, C8630, C8631	CEVW100M16 CKSRYB103K50 CKSRYB103K50 CKSRYB103K50	
	8662, C8664, C8666-C8674 C8679-C8682, C8684	CKSRYB103K50 CKSRYB103K50 CKSRYB104K16 CKSRYB105K6R3	•
RESISTOR			
	18609, R8641-R8645 18656, R8659-R8664	RAB4C220J RAB4C220J	В
R8675, F R8710	R8676	RAB4C220J RS1/16S3000F	
R8726, F	R8727	RS1/16S33R0F	
,	R8713, R8721, R8728	RS1/16S56R0F	_
Other Re	R8714-R8716 esistors	RS1/16S75R0F RS1/16S###J	
SWITCH			
S8602		BSH1015	
OTHERS CN8608	CN8609 (BNC CONNECTOR)	DKN1163	С
CN8602	(30P FFC CONNECTOR)	DKN1192	
	(PH CONNECTOR) (7P FFC CONNECTOR)	S4B-PH-SM3 VKN1411	
KN8601-	,	VNF1109	
X8601	(27.000MHz)	VSS1146	•

VSS1194

CAPACITORS

SEMICONDUCTORS IC8614

⚠IC8602

⚠ IC8601 IC8608

IC8617

IC8613

IC8610

IC8603

IC8609

IC8615

IC8612

IC8606

IC8620

IC8604

IC8611

∴ TH8601

L8603

L8602

F8601

IC8605, IC8616

IC8607, IC8621

Q8601-Q8603

D8603, D8604

D8612-D8617

COILS AND FILTERS F8602-F8608, F8610

D8601, D8602, D8605

6. ADJUSTMENT

• There is no information to be shown in this chapter.

31

8

D

Ε

F

PRA-BD11 7

5

-

7. GENERAL INFORMATION

7.1 DIAGNOSIS

7.1.1 [PRA-BD11]: HOW TO OPERATION CHECK

1. Equipment necessary for operational checking of the main unit

- PRV-LX1 (Product -jig ① for checking): The PRA-BD11 is to be mounted.
- PRV-LX1 (Product -jig ② for checking): The PRA-BD12 (product -jig) is to be mounted.
- PRA-BD12 (product -jig)
- AV amplifier & Speaker
- GGV1035 (Test disc: DVDT-001)
- DKP3673 (4 pin cable (M))
- DDD1266 (FFC cable (M))
- DDD1267 (FFC cable (L))
- BNC BNC cable: 2 cables
- TV monitor

В

D

Ε


2. About video and audio signals to be used for operational checking of the main unit

Play back the GGV1035 Test Disc with the PRV-LX1 (Product -jig 2).


The formats of signals to be used for inspection of the main unit are as follows:

- SDI : 270-MHz SDI signal with 525/60i embedded audio
- AES/EBU: Professional-format, 48-kHz sampling frequency AES/EBU signal

Preview composite output waveform from the PRV-LX1 (J model) when a 100% color-bar signal is input to the SDI video input connector




Preview RCA output waveform from the PRV-LX1 (J model) when a sine waveform signal at 1 kHz with -20 dB Fs is input to the SDI audio input and AES/EBU input connectors



3. Inspection of the main unit

3-1. Mount the PRA-BD11 on the PRV-LX1 (Product -jig ①) and connect it with the PRV-LX1 (Product -jig ②) using the 4-pin PH cable: DKP3673 (③), 26-pin FFC cable: DDD1266 (①), and 30-pin FFC cable: DDD1267 (②).




32


PRA-BD11

3

Also connect the loop-through output signals from the oscilloscope to a TV monitor and audio amplifier to monitor video and audio signals. Then start up the PRV-LX1 (Product -jig ②). An example of connection is shown in the figure below.



3-3. Start up the PRV-LX1 (Product -jig ①) with the PRA-BD11 mounted. After startup, connect the SDI and AES/EBU signals to Product -jig ②. Check LEDs 1-3 after signal connection.



33

В

С

D

Ε

3-4. After confirming that all the LEDs are lit, set the video and audio input to SDI on the Function menu. Press the Preview button of the PRV-LX1 (Product -jig ①) to monitor and check that the video and audio signals are output normally. After the confirmation, press the Preview button again to cancel Preview mode.

2

Examples of settings on the Function menu:


Α


В

С

D

Е






3

3-5. On the Function menu set the video input to SDI and audio input to AES/EBU.

Press the Preview button of the PRV-LX1 (Product -jig ①) to monitor and check that the video and audio signals are output normally. After the confirmation, press the Preview button again to cancel Preview mode.

Examples of settings on the Function menu:






3-6. Set the power to the PRV-LX1 (Product -jig ①) to Standby then set the Power switch on the rear panel to OFF. Remove the PRA-BD11 then close the cable-securing lid for the FFC connectors.

34

4. Major points to measure, such as those for the power and ground

A DINB ASSY

5



Major points to measure

Pin No.	Signal Name	Description	Pin No.	Signal Name	Description
TP8324 TP8325 TP8326 TP8327 TP8328	GNDD	Ground	TP8473	+5VA	5.0V power supply for the analog system
TP8474	+2VD	2.5V power supply for the digital system	TP8282	5M1	Power supply after branching
TP8472	+3VD	3.3V power supply for the digital system	TP8287	5M2	Power supply after branching
TP8487	+5VD	5.0V power supply for the digital system	TP8286	5IN	Power supply before branching

В

С

D

Ε


PRA-BD11

5. Points to check during servicing

A Checker chips are provided for various power supplies, ground, and clock signals for easier measuring with an oscilloscope using a probe.

3

A DINB ASSY



Points to check

В

romis to	CHECK				
Pin No.	Signal Name	Description	Pin No.	Signal Name	Description
TP8483 TP8484 TP8485 TP8486	GNDD	Ground	TP8284	CLK_27M SDI_SEL	27MHz signal reproduced from the SDI signal, or when there is no signal input, a return signal of the 27MHz signal from the PRV-LX1 (Measurement must be conducted when the PRV-LX1 is connected with the PRA-BD11)
TP8482	+2VD	2.5V power supply for the digital system	TP8285	27M_GEN	Built-in 27MHz clock generator
TP8480	+3VD	3.3V power supply for the digital system			
TP8479	+5VD	5.0V power supply for the digital system			
TP8481	+5VA	5.0V power supply for the analog system			

36

Е

7.1.2 [PRA-BD11]: LIST OF STATUS LED INDICATION

Show the status indication by LEDs in the following tables. LEDs indicate the version of the firmware for about 10 seconds immediately after the power was turne on. Then, shift to each status indication.

List of firmware version indications

Version Indication	LED1	LED2	LED3
1	Lit	Unlit	Unlit
2	Unlit	Lit	Unlit
3	Lit	Lit	Unlit
4	Unlit	Unlit	Lit
5	Lit	Unlit	Lit



List of status indications

+3.3V	+3.3V power supply (TH8302, +3.3V regulator BA033 output) OK
+5.0V	+5V power supply (TH8301) OK
LED1 unlit	.0Test mode, or GS9023A in failure
LED1 lit	The SDI audio signals (Ch 1/2) are input.
LED1 blink	GS9023A operating normally
LED2 unlit	Either of the following four cases: (1) Test mode, (2) GS9020A in failure, (3) An SDI signal other than 525i/625i component signal (270 Mbps) is being input, or (4) A copy-protected signal is being input.
LED2 lit	The SDI 525i/625i component signal is being input, and an EDH packet is embedded in the SDI input signal. Both GS9020A and GS9025A are operating normally.
LED2 blink	No SDI input. GS9020A is operating normally.
LED3 unlit	When a transmitting machine is not connected: CS8414 in failure When a transmitting machine is connected: A consumer-format signal is input.
LED3 lit	A 48-kHz Fs AES/EBU signal is being input.
LED3 blink	Either of two cases: (1) A professional-format signal other than mentioned above is being input, or (2) No AES/EBU input, and CS8414 is operating normally.
All the LEDs unlit	FPGA in failure

37

8

D

7.1.3 [PRA-BD11]: EXTERNAL I/F SPECIFICATIONS

The SDI video/audio signals to be inputted to PRA-BD11 and the AES/EBU signals to be inputted to PRA-BD11 are described below.

SDI input connector (CN8101)
 Type of connector : BNC × 1
 Input impedance : 75 ohms

Applicable video standard: In compliance with SMPTE 259M-C (270 Mb/S, 525i/625i, 4:2:2, component input)

Applicable audio standard : In compliance with SMPTE 272M (Linear PCM 48 kHz, 20 bit, Ch 1/2, convertible into 16-bit

3

mode)

AES/EBU input connector (CN8301)

Applicable audio standard: In compliance with AES-3ID-1995 (Linear PCM 48 kHz, professional format, convertible into

16-bit mode)

Notes on the external I/F

• SDI input

В

Copy-protection detection function

- The following signals can be detected: CGMS-A signals (IEC 61880) contained in VBID in NTSC (J), CGMS-A signals (ETS EN 300294) contained in PAL signals, and CGMS-A signals (IEC 61880) contained in NTSC (U.S.) Line 21.
- As to the SDI multiplexed audio signals, only the combined channels 1 and 2 are supported, and input to the channels 3 and 4 is not supported.
- Input of signals containing VITC (time code added during the vertical blanking interval) is not supported.
- Input of signals containing closed caption is not supported.
- When SDI video signals are input, the setting item of "Setup Level" on the Function menu of the PRV-LX1 becomes invalid, and the setting becomes always 0 IRE.
- AES/EBU input
 - Consumer-format (S/P DIF) digital audio input is not supported.
 - The compressed audio input is not supported.
 - If analog video signal input is selected, and no corresponding video signal is being input, no sound is recorded even if an audio signal is input.

38

В

С


D

Ε

• The following symptoms may be generated, but these are not failures of the unit.

Symptom	Cause
"No SDI video input signal" is displayed.	No or incorrect SDI video signals are input.
	Copy-prohibited SDI video signals are input.
"No SDI audio input signal" is displayed.	No or incorrect SDI audio signals are input.
"No AES/EBU input signal" is displayed.	No or incorrect AES/EBU signals are input.
An all blook display has been recorded	No or incorrect SDI video signals were being input during recording.
An all-black display has been recorded.	A copy-protection signal was detected in the SDI video signals being recorded.
	No or incorrect SDI audio signals were being input during recording.
No sound has been recorded.	A copy-protection signal was detected in the SDI video signals being recorded.
	No or incorrect AES/EBU signals were being input during recording.

• Flowchart of LED 1-3 statuses when the PRA-BD11 is operating normally




*1: When signals supported by the PRA-BD11 (see "7.1.3 External I/F specifications") are input.

*2: See "List of firmware version indications" in "7.1.2 List of Status Indication."

39

1 2 3 4

- Check the following in Normal Operation mode 10 seconds or more after the power is turned on.
- In addition, input a signal according to the setups for each symptom.
- ① In a case where LEDs 1-3 are all unlit regardless of the existence of the AES/EBU input signal



40

5

START IC8106 Check the logical state of Pin 1 of IC8109. pin 16 If it is L, check the mounting status of Pin 191 of IC8201. Н • Check the logical state of TP8215. If it is L, check the mounting status of CN8202. IC8109 • Check the logical state of Pin 4 of IC8308. If it is L, check the mounting status of IC8308. pin 2 • Check the logical state of Pin 12 of IC8309. If it is L, check the mounting status of IC8309. Н Unlit Check the mounting and operation statuses of CN8201, R8209, TH8302, F8303, D8304 and IC8306, in that order. Lit VDDINT = Pins 1, 17, 26 and 90 of IC8106 Check +3.3V power supply = Pins 39, 51, 67 and 76 of IC8106 NG +3.3V Check the mounting and operation statuses of F8107. OK Check the mounting status of IC8106.

7

41

В

С

D

Ε

PRA-BD11 7

If there is no problem in mounting status, IC8106 may be in failure.

START Check 27MHz clock signal IC8101 Check Pins 7, 8, and 9 of IC8101 to see if signals are input. If they are, IC8101 is in failure. Yes IC8104 If a clock signal is not input, check L8104 and R8106. pin 6 Yes Check 12.288MHz clock Check Pins 12 and 13 of IC8104 to see if signals are output. IC8104 No If they are output, IC8104 is in failure. pin 6 If no signal is output, check the mounting status of IC8104. If there is no problem with the mounting status, IC8104 is in failure. Yes Check 6.144MHz clock IC8105 No If a clock signal is not output, check the mounting status of IC8105. pin 9 Yes IC8106 No If a clock signal is not output, check the mounting and operation statuses of L8110 and R8121. pin 99 Yes Check "2 In a case where LED 1 is unlit regardless of the existence of the SDI signal input"

3

42

D

Ε

Α

PRA-BD11

5

5

43

В


С

D

5 When no AES/EBU signal is input, LED 3 is unlit

Α

В



44

PRA-BD11

7.1.5 [PRA-BD12]: HOW TO OPERATION CHECK

1. Equipment necessary for operational checking of the main unit


- PRV-LX1 (Product -jig 1) for checking): The PRA-BD12 is to be mounted.
- PRV-LX1 (Product -jig ② for checking): The PRA-BD11 (product -jig) is to be mounted.
- PRA-BD11 (product -jig)
- AV amplifier & Speaker
- GGV1035 (Test disc: DVDT-001)
- DKP3674 (4 pin cable (L))
- DDD1267 (FFC cable (L))
- BNC BNC cable: 2 cables
- TV monitor

2. About video and audio signals to be used for operational checking of the main unit


Play back the GGV1035 Test Disc with the PRV-LX1 (Product -jig 1).

3. Inspection of the main unit

3-1. Mount the PRA-BD12 on the PRV-LX1 (Product -jig ①) and connect it with the PRV-LX1 (Product -jig ②) using the 4-pin PH cable: DKP3674 (1) and 30-pin FFC cable: DDD1267 (2).



3-2. Connect a TV monitor and AV amplifier to the PRV-LX1 (Product -jig ②), as shown in the figure below, to monitor video and audio signals.



- 3-3. Start up the PRV-LX1 (Product -jig ①) with the PRA-BD12 connected. Check the three LEDs for checking the power supply (orange) and six LEDs for checking operations (green).
- 3-4. Play back the GGV1035 disc on PRV-LX1 (Product -jig ①) and check (preview or recording) the display on the TV monitor connected to PRV-LX1 (Product -jig ②) with PRA-BD11 (product -jig) to see if video signals are correctly output. Also check the sound to verify that audio signals are correctly output.

45

В


С

D

4. Major points to measure, such as those for the power and ground

B DOOB ASSY

В



3

Major points to measure

Pin No.	Signal Name	Description
TP8611	+5V	Power supply (input of CN8601)
TP8612	GND	Ground
TP8613	+5V	Power supply (after the overcurrent protection circuit passage)
TP8614	+3.3V	Power supply (convert +5V to +3.3V by regulator)
TP8615	+2.5V	Power supply (convert +5V to +2.5V by regulator)
TP8616	GND	Ground
TP8635	27MHz CLK	27MHz clock
TP8638	36.864MHz CLK	36.864MHz clock (generates from 27MHz clock)
TP8640	18.432MHz CLK	18.432MHz clock
TP8641	GND	Ground
TP8660	TEST MODE	Test mode setting (operate together with S8602 BSH1015 DIP switch 1)
TP8661	NTSC /PAL	NTSC/PAL setting in the test mode (operate together with S8602 BSH1015 DIP switch 2)
TP8666	+5V	Power supply (after the overcurrent protection circuit passage for RS-232C I/F)
TP8670	+3.3V	Power supply (converts +5V to +3.3V by regulator for RS-232C I/F)
TP8662	TXD	TxD output for RS-232C I/F (+3.3V CMOS level)
TP8667	GND	Ground


46

Е

5. Points to check during servicingChecker chips are provided for various power supplies, ground, and clock signals for easier measuring with an oscilloscope using a probe.

B DOOB ASSY

5



Major points to measure

Pin No.	Signal Name	Description
TP8601	+5V	Power supply (input of CN8601)
TP8602	GND	Ground
TP8603	+5V	Power supply (after the overcurrent protection circuit passage)
TP8604	+3.3V	Power supply (convert +5V to +3.3V by regulator)
TP8605	+2.5V	Power supply (convert +5V to +2.5V by regulator)
TP8606	GND	Ground
TP8608	27MHz CLK	27MHz clock
TP8607	36.864MHz CLK	36.864MHz clock (generates from 27MHz clock)
TP8609	18.432MHz CLK	18.432MHz clock
TP8610	GND	Ground

47

PRA-BD11

В


С

D

7.1.6 [PRA-BD12]: LIST OF STATUS LED INDICATION

A total of 9 LEDs (3 for checking the power supply and 6 for checking operations) are provided with the PRA-BD12.

With these LEDs, the operation status of the PRA-BD12 can be checked after +5 V power is supplied to it.




1. Indications of the LEDs for checking the power supply

After +5 V power is supplied to the PRA-BD12, an LED will light if power with the corresponding voltage is being supplied, or it will remain unlit if power with the corresponding voltage not supplied. All three LEDs must be lit for there to be no problem with the PRA-BD12.

Each LED corresponds to the following power voltages:

- +5 V : Power supplied from AVIB Assy through CN8601 (PH connector) then through the overcurrent protection circuit
- +3.3 V : Power supplied from the +5 V power supply through IC8602 (regulator)
- +2.5 V : Power supplied from the +5 V power supply through IC8601 (regulator)



2. Firmware version indication by the LEDs for checking operations

For about 10 seconds immediately after +5 V power is supplied to the PRA-BD12, six LEDs for checking operations indicate the firmware version with their lighting statuses. LEDs 1-4 represent the place value of ones, and LEDs 5-6 represent the place value of tens. See the table below.

Version	1			2			3			4			5			6	
Statuses of the LEDs for checking operations	LEDS LED6	LED1 LED2	LED5 LED6	LED3 LED4	LED1 LED2	LED5 LED6	LED3 LED4	LED1 LED2	LED5 LED6	LED3 LED4	LED1 LED2	LED5 LED6	LED3 LED4	LED1 LED2	LED5 LED6	LED3 LED4	LED1 LED2
Version	7			8			9			10			20			30	
Statuses of the LEDs for checking operations	LEDS LED6 LED3 LED4	ED1 LED2	ED5 LED6	ED3 LED4	LED1 LED2	EDS LED6	LED3 LED4	ED1 LED2	ED5 LED6	LED3 LED4	ED1 LED2	LED5 LED6	ED3 LED4	LED1 LED2	ED5 LED6	ED3 LED4	LED1 LED2

48

Ε

В

3. Operational status indication of each block by the LEDs for checking operations

After having indicated the firmware version for 10 seconds, the LEDs for checking operations indicate the operational status of each block. If there is no problem, LED1 to LED6 are all lit.

During Test mode:

5

LED 1: Blinks (repeatedly on and off for about 1 second)

LEDs 2-6: Lit.

• The blocks corresponding to each LED are as follows:

LED1	For status indication of the FFC cable connecting with AVIB.
LED2	For status indication of the configuration of IC8610 and IC8611.
LED3	For status indication of IC8611.
LED4	For status indication of IC8614.
LED5	For status indication of IC8613.
LED6	For status indication of IC8617.

49

В

С

D

Ε

PRA-BD11

7.1.7 [PRA-BD12]: TEST MODE

With the S8602 (by setting the DIP switches), the SDI (NTSC/PAL) and AES/EBU signals for checking can be output from the FPGA, using the built-in 27-MHz clock. During Test mode, an FFC-cable connection is not needed, because there is no need to receive data from AVIB. (Check of FFC-cable connection is impossible.)

3

1. Setting for Test mode

Set Switch 1 of the S8602 to ON.

During Test mode, LED 1 (green) for checking operations flashes (repeatedly on and off for 1 second). The other LEDs operate in the same way as in Normal operation mode.

2. Available SDI OUT signals

В

Video: NTSC: one color (gray)(Set Switch 2 of the S8602 to OFF.)

PAL: one color (gray)(Set Switch 2 of the S8602 to ON.)


Audio: Signal with frequency characteristics similar to those of a 1-kHz sine wave

3. Available AES/EBU OUT signals

Signal with frequency characteristics similar to those of a 1-kHz sine wave.


4. Waveform of the audio signal

The waveform of D/A-converted SDI and AES/EBU audio output signals is as shown below. Although its frequency is 1 kHz, because of noise, it does not sound like a correct 1-kHz sound.



• Test mode switch position

B DOOB ASSY




50

7.1.8 [PRA-BD12]: OPERATION CHECK OF THE ASSY

To perform an operational check during Normal Operation mode, mount the PRA-BD12 on the PRV-LX1 main unit. During Test mode, however, simplified operational checks of the major ICs and of the SDI and AES/EBU output connectors can be performed merely by supplying +5 V power to either CN8601 or TP8611. You do not need to connect a FFC cable. You can also perform simplified operational checks of the SDI and AES/EBU output connectors by using the PRA-BD11.

1. Configuration for operational checks

The following is an example of operating the PRA-BD12 in Test mode and performing operational checks by connecting the PRA-BD11.



Power supply voltage to supply

Unit	Power Supply	Soldered Part to be used	Connector
PRA-BD12	+5.00V ± 5%	TP8611	CN8601
PRA-BD11	+5.00V ± 5%	TP8286	CN8201

Setting items

Unit	Setting Item	Soldered Part to be used	Setting	Result
PRA-BD12	Setting to Test mode	TP8660	Low	Test mode
T TIA-DD 12	PAL/NTSC output	TP8661	Open	NTSC output
PRA-BD11		None		

The following items can confirm.

Items to be confirmed

Items to be Confirmed	Soldered Part to be used	Visual Inspection of the LEDs	What is to be confirmed
+5V power	TP8613	+5V(D8601)	Check the voltage. Check that the corresponding LED is lit.
+3.3V power	TP8614	+3.3V(D8602)	Check the voltage. Check that the corresponding LED is lit.
+2.5V power	TP8615	+2.5V(D8603)	Check the voltage. Check that the corresponding LED is lit.
Internal operation	-	LED1 (D8612), LED2 (D8617), LED3 (D8613), LED4 (D8614), LED5 (D8615), LED6 (D8616)	Check that the corresponding LED is lit.
RS-232C operation	TP8662, TP8670	_	Using +3.3 V power from TP8670, a general-purpose logic IC will divide the signal (TxD) output from TP8662 into 256. Check the status of the output signal by flashing of the LEDs.
SDI output	-	LED1(DWV1200, D8205), LED2(DWV1200, D8206)	Check that the corresponding LED is lit.
AES/EBU output	_	LED3(DWV1200, D8207)	Check that the corresponding LED is lit.

51

8

В

С

D

7.1.9 [PRA-BD12]: TROUBLESHOOTING

1. Failure diagnosis using the LEDs

Symptom	LED Indication	Check / Measures
The LEDs for checking the power supply do not light. • The LED for +5 V power does not light.	+5V +33V +23V	 Check if +5 V power is supplied to TP8611. Check if the voltage at TP8613 (soldered part) or TP8603 (checker chip) is in the range of +4.75 to +5.25 V. Check if D8601 (LED) is correctly mounted. Check soldering at Q8601 (DTA124EUA). Turn the power off then make sure that TP8613 (soldered part) or TP8603 (checker chip) is not grounded. Check soldering at IC8614 (AK4103AVF). Check soldering at IC8617 (GS7032).
• The LED for +3.3 V power does not light.	+37 +25V	 Check if the voltage at TP8614 (soldered part) or TP8604 (checker chip) is in the range of +3.14 to +3.46 V. Check if D8602 (LED) is correctly mounted. Check soldering at Q8602 (DTA124EUA). Turn the power off then make sure that TP8614 (soldered part) or TP8604 (checker chip) is not grounded. Check soldering at IC8602 (BA033FP). Check soldering at IC8611 (XC2S50-5PQ208C). Check soldering at IC8613 (GS9023A). Check soldering at IC8610 (PE9017).
• The LED for +2.5 V power does not light.	+34 +33V +25V	 Check if the voltage at TP8615 (soldered part) or TP8605 (checker chip) is in the range of +2.38 to +2.62 V. Check if D8605 (LED) is correctly mounted. Check the soldering at Q8603 (DTA124EUA). Turn the power off then make sure that TP8615 (soldered part) or TP8605 (checker chip) is not grounded. Check soldering at IC8601 (BA25BC0FP). Check soldering at IC8611 (XC2S50-5PQ208C).
The LEDs for checking operations do not light. • In Normal Operation mode, LEDs 1-6 are all unlit.	LEDS LED6 LED3 LED4	 Check soldering at IC8610 (PE9017). Check soldering at IC8611 (XC2S50-5PQ208C). Check soldering at IC8612 (TC74VHC541FT, Side B). Check if D8612 to D8617 (SML-310PT, LEDs 1-6) are correctly mounted.
LED 1 blinks (repeatedly on and off for 1 second), while LEDs 2-6 are lit.		The PRA-BD12 operates in Test mode: • Make sure that Switch 1 of S8602 (BSH1015, DIP switches) is not set to ON. • Check soldering of S8602 (BSH1015, DIP switches).

53

В

D

54

Ε

В

С

PRA-BD11

2. Diagnosis using an RS-232C jig


5

You can check operations of the PRA-BD12 in detail by connecting an RS-232C jig to the PRV-LX1 with the PRA-BD12 mounted.

2-1. Connection between the PRA-BD12 and an RS-232C jig

Remove the bonnet of the PRV-LX1 on which the PRA-BD12 has been mounted, and connect an RS-232C jig (GGF1348) and the PRA-BD12 as shown in the figure below.

Using the VDA1681 cable, connect between CN8610 (DOOB) and the GGF1348 RS-232C jig (DVD interface jig for servicing).



2-2. RS-232C signals

From the PRA-BD12, only TxD RS-232C signals are output continuously:

Bits/sec (baud rate): 57600
Data bit: 8
Parity: None
Stop bit: 1
Flow control: None

2-3. Output data indications

The data on the version of the firmware, status of the FFC cable to be connected with AVIB, and operational status of each IC are displayed, as shown below, after the power is turned on:

DOOB ST.I Xilinx Ver 1.					
Format	AVIB I/F	AK4103	GS9023	GS7032	
NTSC	316	210	* 470	001	

From the first to the fourth line, the indications are fixed, except for the firmware (Xilinx) version indication.

The data on the fifth line change in real time, according to actual statuses.

An asterisk (*) is displayed at the left of each figure on the fifth line if the operation of the corresponding device is not normal.

In such a case, the corresponding LED(s) for checking operations flash(es) twice in succession.

55

В

С

D

2-4. Meaning of the indications

В

Format: The format of the video output signal is displayed:

NTSC: 525i, 4:2:2 component signals output from the SDI connector PAL: 625i, 4:2:2 component signals output from the SDI connector

• AVIB I/F: The status of the FFC cable to be connected to AVIB is displayed (only effective in Normal Operation mode).

If there is no problem, 316 or 317 is displayed; 316 is displayed when no audio signal is being output from the PRV-LX1 (during Stop mode, etc.), and 317 is displayed when the audio signal is being output.

Description of Indications	Check / Measures	
Place value of hundreds: The conditions of the 27-MHz clock signal output from AVIB and communication statuses are displayed. 3: No problem 2: Problem with communication statues 1: Problem with the 27-MHz clock signal 0: Problem with the 27-MHz clock signal and communication statues	In a case when an indication other than 3 is displayed, the following causes are possible: • No or incorrect connection using the FFC cable • Defective soldering at Pins 3 and 29 of CN8602 • Defective soldering at Pins 80, 178, and 182 of IC8611	
Place value of tens: The conditions of the video signal output from AVIB are displayed. 1: No problem 0: Problem with the video signal output	In a case when the indication is 0, the following causes are possible: • No or incorrect connection using the FFC cable • Defective soldering at Pins 11, 13, 15, 17, 19, 21, 23, and 25 of CN8602 • Defective soldering at Pins 160-167 of IC8611	
Place value of ones: The conditions of the three-wire audio signal output from AVIB are displayed. 2nd bit: Indication of the LR clock 1: With the LR clock 0: No LR clock 1: With the bit clock 1: With the bit clock 0: No bit clock 0: No bit clock 0: No bit lock 0: No bit lada do not change while no audio signal is output, the data are not used for judging abnormality. 1: The bit data are changing. 0: The bit data are not changing. 7: No problem 6: No problem 5: Problem with the bit clock 4: Problem with the bit clock 2: Problem with the LR clock 1: Problem with the LR and bit clocks 0: Problem with the LR and bit clocks	In a case when an indication other than 7 or 6 is displayed, the following causes are possible: • No or incorrect connection using the FFC cable • Defective soldering at Pins 6, 7 and 8 of CN8602 • Defective soldering at Pins 192, 193, and 194 of IC8611	

56

Ε

PRA-BD11

5

• GS9023: Indications of the status of IC8613 (GS9023A) If there is no problem, 1 is displayed in the place value of tens.

6

Description of Indications	Check / Measures	
Place value of hundreds: The indication for the register and the "LOCK" status of the external signal of GS9023 are displayed.	In a case when an indication other than 7 is displayed, the following causes are possible: • Defective soldering at Pins 44-112 and 123-136 of CN8611	
Allocation of bits: 2nd bit: Register "revision" This digit is fixed at "1" for GS9023. It is for judging a case when access to the register has not been performed. 1st bit: Register "LOCK" 1: The audio data are overlaid on the video data. 0: The audio data have not been overlaid on the video data. 0 bit: External signal "LOCK" 1: The audio data are overlaid on the video data. 0: The audio data are overlaid on the video data. 0: The audio data have not been overlaid on the video data. 7: No problem 6: Problem with the external signal "LOCK" 5: Problem with the register "LOCK" 4: Problem with the register "LOCK" 3: Problem with the register "revision" 2: Problem with the register "revision" and external signal "LOCK" 1: Problem with the register "revision" and register "LOCK" 0: Problem with the register "revision", register "LOCK" and external signal "LOCK"	Defective soldering at IC8613	
Place value of tens: The indication for the registers for video and audio data of GS9023 Allocation of bits: 2nd bit: Register "with video input" This digit is fixed at "1" for GS9023. It is for judging a case when access to the register has not been performed. 1st bit: Register "with audio channel 1 and 2 inputs" 1: The audio data are overlaid on the video data. 0: The audio data have not been overlaid on the video data. 0 bit: Register "with audio channel 3 and 4 inputs" 1: The audio data are overlaid on the video data. 0: The audio data are overlaid on the video data. 0: The audio data have not been overlaid on the video data. 7: No problem 6: Problem with audio channel 3 and 4 signals 5: Problem with audio channel 1 and 2 signals 4: Problem with audio channel 1, 2, 3, and 4 signals 3: Problem with the video signal 2: Problem with the video and audio channel 1 and 2 signals 1: Problem with video and audio channel 1 and 2 signals 0: Problem with video and audio channel 1, 2, 3, and 4 signals	In a case when an indication other than 7 is displayed, the following causes are possible: • Defective soldering at Pins 44-48 and 123-136 of IC8611 • Defective soldering at Pins 6-36 and 99 of IC8613	
Place value of ones: The indication for the register for the internal buffer of GS9023 Allocation of bits: 2nd bit: Register "buffer error" 0: No error (The audio data are overlaid on the video data.) 1: Error (The audio data have not been overlaid on the video data.) 1st bit: Register "audio control packet error" 0: No error (The audio data are overlaid on the video data.) 1: Error (The audio data have not been overlaid on the video data.) 0 bit: Register "audio data packet error" 0: No error (The audio data packet error" 0: No error (The audio data are overlaid on the video data.) 1: Error (The audio data have not been overlaid on the video data.) 0: No problem Others: With a problem (Various problems may be suspected. Basically the problem depends on the content of the place value of tens.)	In a case when an indication other than 0 is displayed, the following causes are possible: • Defective soldering at Pins 44-48 and 123-136 of IC8611 • Defective soldering at Pins 6-36 and 99 of IC8613	

57

8

8

В

С

D

Ε

F

- 2 **-** 3 **-** 4

• AK4103: Status indication of IC8614 (AK4103AVF)

If there is no problem, 1 is displayed in the place value of tens.

Α **Description of Indications** Check / Measures Place value of hundreds: Defective soldering at Pins 20-43 of IC8611 3-wire audio format that has been set in the register of AK4103 Defective soldering at IC8614 0: Right-justified, 16 bits 2: Right-justified, 20 bits 3: Right-justified, 24 bits 5: IIS, 24 bits Formats other than the above are not supported, and an error indication will be displayed. Place value of tens: Communication between IC8611 (XC2S50-5PQ208C) and IC8614 Professional mode that has been set in the register of AK4103 (AK4103AVF) is interrupted: В • Defective soldering at Pins 20-43 of IC8611 1: Professional mode 0: Consumer mode Defective soldering at IC8614 If Consumer mode is set, an error indication will be displayed. Place value of ones: Not used (Fixed at 0)

• GS7032: Indications of the status of IC8617 (GS7032)

If there is no problem, 001 is displayed.

Description of Indications	Check / Measures	
Place value of hundreds: Not used (Fixed at 0)		
Place value of tens: Not used (Fixed at 0)		
Place value of ones: Indication of the external signal "LOCK" 1: The internal PLL is locked with the 27-MHz clock input. 0: The internal PLL is not locked with the 27-MHz clock input.	In a case where the PLL of GS7032 is not locked: • Defective soldering at Pins 113-122 of IC8611 • Defective soldering at IC8617	

58

С

PRA-BD11

1 2 3 4

Caution on static electricity:

■ When handling this unit, NEVER touch the terminal area of each connector or parts on the boards.

Note: [Remove] : step- $0 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6$ [Re-assembly] : step- $6 \rightarrow 5 \rightarrow 4 \rightarrow 3 \rightarrow 2 \rightarrow 0$

PRA-BD11


- How to disassemble the DINB Assy
- 1) Remove the four screws.
- 2 Remove the shield case UP.
- 3 Remove the four screws.

5

4 Remove the two washers and two nuts.

■ PRA-BD12


- How to disassemble the DOOB Assy
- 1) Remove the four screws.
- 2 Remove the shield case UP.
- 3 Remove the four screws.
- 4 Remove the two washers and two nuts.



⑤ Pull the board in the direction of ⑤ in the figure below until the four holes (inward projections) of the case and the four cutouts of the DINB Assy (DOOB Assy) meet.

PRA-BD11

⑥ Pull out the DINB Assy (DOOB Assy) in the direction of ⑤ by slightly inclining it in the direction ⑥.



59

В

D

Do not touch any connectors, terminals or board components when handling this unit to prevent damage due to electrostatic discharge.

4-pin cables


The PRA-BD11 input board and the PRA-BD12 output board are supplied with 4pin cables of different length.

Make sure that the cables are connected to the designated unit.

4-pin cable (M) for the PRA-BD11




4-pin cable (L) for the PRA-BD12



FFC cables

The PRA-BD11 input board is supplied with two FFC cables: a narrow FFC cable (M) and a wide FFC cable (L).

The PRA-BD12 output board is supplied with a single FFC cable (L).




■ INSTALLATION

5

1. Remove the PRV-LX1 top panel.

 Remove the seven screws in the top panel and the top panel (these screws will be used to reinstall the top panel in Step 14).




2. Remove the rear panel blind plate.

• To prevent the blind plate from dropping, hold it in place while removing the two black installation screws (these screws will be used to reinstall the terminal cover in Step 12).

Remove the blind plate on the left (as seen from the rear) to install the PRA-BD11 input board.

Note:

Make sure that the removed screws are not mixed up with the screws supplied with this unit.




Remove the blind plate on the right (as seen from the rear) to install the PRA-BD12 output board.

3. Remove the rear bridge.

• Remove the four installation screws and the rear bridge (these screws will be used to reinstall the bridge in Step 9).

Note:

Make sure that the removed screws are not mixed up with the screws supplied with this unit.



61

В

D

4. Connect the FFC cable and the 4-pin cable to the PRV-LX1.


Connect the FFC and 4-pin cables supplied with the unit to the specified PRV-LX1 connectors.

Notes:

- Make sure not to confuse the connector for connecting cables to the PRA-BD11 input board with that for connecting cables to the PRA-BD12 output board (see figure below).
- The cables supplied with the PRA-BD11 input board resembles that supplied with the PRA-BD12 so be sure to use the correct cable.
 - Use of the wrong cable will not only cause the equipment to malfunction but could damage it.
- Do not touch the FFC cable contact surfaces (see "FFC cables"). Should you touch them, wipe them with a dry.clean cloth.
- Connect the FFC cable with the blue reinforced side facing the front panel (shown facing the reader in the figure below).


■ PRA-BD11 input board connections

- Connect the 4-pin cable (M) to connector A.
- Unlock connector **B** and **D** by raising the stopper.
- Insert the FFC cable (M) in connector **B** and lock by lowering the stopper. See figure and note below (*).
- Insert the FFC cable (L) in connector **D** and lock by lowering the stopper. See figure and note below (*).



■ PRA-BD12 output board connections

- Connect the 4-pin cable (L) to connector **E**.
- Unlock connector **F** by raising the stopper
 - Insert the FFC cable (L) in connector F and lock by lowering the stopper. See figure and note below (*).



62

Ε

5. Attach the cable clamp.


5


• Insert the cable clamp (Locking Wire Saddle) supplied with the unit into the specified aperture in the PRV-LX1 and secure it.


Note:

The mounting location of the PRA-BD11 input board differs from that of the PRA-BD12 output board. Make sure that they are installed in the correct location.

PRA-BD12 output board mounting location








6. Bend the two PRV-LX1 FFC cables.

• When installing the PRA-BD12 output board, bend both PRV-LX1 FFC cables beyond the reinforced end section away from the output board at a 90 ° angle relative to the reinforcement to ensure that they do not bulge and come into contact with the output board. See figure below

Note:

Make sure that the FFC cable is not disconnected from the PRV-LX1 and that the cable is not exposed to excessive pressure when bent.



63

В

С


D

Ε

7. Install this unit in the rear panel of the PRV-LX1.

- Fit the two projections in this unit into the two hooks in the PRV-LX1and secure the unit with the two supplied screws (silver no washers).
 First tighten screw ① and then screw ②.
- Install the PRA-BD11 input board in the left expansion slot (as seen from the rear)
 The PRA-BD12 output board is installed in the right expansion slot (as seen from the rear).

PRA-BD11 input board or PRA-BD12 output board



3

Expansion slot on the rear of the PRV-LX1

Notes:

Α

В

- Do not use screws removed in Step 2 or Step 3.
- Make sure that no cables routed in Step 4 are located beneath the unit.

8. Connect the PRA-BD11 input board and the PRA-BD12 output board to the PRV-LX1 with the FFC and 4-pin cables.

Notes:


- The cables for connecting the PRA-BD11 input board and the PRA-BD12 output board differ.
 Refer to the figures below to make sure that each cable is properly oriented and connected to the correct connector.
- Watch out for sharp corners (on arms, for example, see Step 9) when connecting and routing cables.

■ PRA-BD11 input board connections

- Connect the 4-pin cable (M) already connected to connector **a** to connector. **a** Secure the 4-pin cable (M) with a cable clamp before routing it.
- Unlock connectors **b** and **d** by raising their stoppers.
- Insert the FFC cable (M) already connected to connector **B** in connector **b** and lock by lowering the stopper. See figure and note below (*).
- Insert the FFC cable (L) already connected to connector **D** in connector **d** and lock by lowering the stopper. See figure and note below (*).

Note:

Connect the FFC cable to the unit with the blue reinforced side facing up.



64

PRA-BD11


■ PRA-BD12 output board connections

5

• Connect the 4-pin cable (L) already connected to connector **E** to connector **E**. Secure the 4-pin cable (L) with a cable clamp before routing it.

Note:

The FFC cable (L) will be connected to the output board (connector f) in Step 10 f3. Do not make the connection in this step.




9. Mount the rear bridge removed in Step 3 on the PRV-LX1.

• Insert the rear bridge below the arms ④ in the PRA-BD11 input board and the PRA-BD12 output board. Locate the rear bridge so that tabs ③ in the PRV-LX1 enter the square holes ② (one each on the right and left side) in the bridge. Use the four screws ① removed in Step 3 to secure the bridge. Install the four screws in the following order: ②, ⑤, ⓒ, ⓓ,

Notes:

- Route the 4-pin cable connected to connector **A** and **E** underneath the rear bridge.
- Place the arms 4 of the PRA-BD11 input board and the PRA-BD12 output board on top of the rear bridge.



65

В

С

D

10. Install the core unit in the PRV-LX1.

- The core unit is a component only for the PRA-BD12 output board. To install the PRA-BD11 input board, go to Step 11.
- 1) Thread the FFC cable (L) through the opening in the core. Install the core unit to the rear bridge using supplied nylon rivet as shown in the figure on the right. Then secure the core using the screw (with washer).


Notes: В

- Press in the nylon rivet until the rivet head is flush with the surface.
- Watch out for sharp edges (on arms and the rear bridge, for example) when installing the core unit.


Note:

To prevent load being exerted on the FFC cable (L) when installing the core unit, place the core beside the arm recess, then hold the core unit at an angle (1 angle, as shown in the figure) to route the FFC cable as close to the f connector as possible.

- 2 Unlock connector f.
- 3 Route the FFC cable (L) through the opening in the core, insert the cable in connector f and lock by lowering the stopper. See figure and note below (*).




PRA-BD12 output board



PRA-BD12 output board


Note:

Watch out for sharp edges (for example, the arms and the rear bridge) when connecting and routing the FFC cable (L).



66

11. Use the two screws (with washers) supplied with the PRA-BD11 input board and the screw (with washer) supplied with the PRA-BD12 output board to secure both boards to the rear bridge.




12. Install the input terminal cover (or output terminal cover) on the rear panel.

• Secure the input terminal cover (or output terminal cover) supplied with the unit to the PRV-LX1 rear panel using the black screws removed in Step 2. First tighten screw (1) and then screw (2).

Note:

5

Install the input terminal cover on the left expansion slot (as seen from the rear). The output terminal cover is installed in the right expansion slot (as seen from the rear).



Input terminal cover (or output terminal cover)

67

В

С

D

13. Attach the supplied model number label to the front panel of the PRV-LX1 and the user registration card.

- 1) Attach one of the two supplied model number labels to the top left of the PRV-LX1 front panel (see figure below).
- ② Attach the other model number label in the model number label field on the US user registration card (USA only).

Note:


- Clean the area on the top of the front panel before attaching the model number label.
- Each board is provided with its own model number label. Attach the correct model number label to the top of the PRV-LX1 front panel above the installed board.

14. Install the top panel in the PRV-LX1.

• Use the seven screws removed in Step 1.

Note:

Check that the FFC cables and the 4-pin cables are connected to the PRA-BD11 input board and the PRA-BD12 output board before installing the top panel.



3

15. Operation check to verify connections

- ① Connect a video monitor to the video out and audio out connectors on the PRV-LX1.
- ② Connect the PRV-LX1 power plug to an AC outlet and turn on the power switch onthe rear panel. Then press the **STANDBY/ON** button on the front panel to turn on the power.

[PRA-BD11 input board operation check]

- ① Use a BNC cable to connect the **SDI** input and **AES/EBU** input connectors on the **EBU** input connectors on the input board installed in the PRV-LX1 to equipment with SDI and AES/EBU output connectors.
- ② Output SDI and AES/EBU signals from equipment connected in Step ①.
- 3 Set the input on the PRV-LX1 to SDI and AES/EBU
 - Press the **FUNCTION** button on the PRV-LX1 to open the Function Menu on the video monitor. Use the **CURSOR** and **ENTER** button to select "SDI" as [V Input] and "AES/EBU" as[A Input].



Select "SDI" as [V Input] on the Function Menu.

68

Ε

- (4) Press the **FUNCTION** button to close the Function Menu.
- ⑤ Press the **PREVIEW** button on the PRV-LX1 to display the video and audio signals input in Step ③ on a video monitor.
- (6) The operation check is completed when the video monitor displays a normal picture and the sound is normal.

Note:

5

If the video monitor does not display a picture and there is no sound, the input board has probably not been properly connected to the PRV-LX1. Set the PRV-LX1 to standby, turn off the power and disconnect the power cord (see Step 16). Then check cable connections as described in Step 4 and Step 8.



В

С

D

Ε

Select "AES/EBU" as [A Input] on the Function Menu.

[PRA-BD12 output board operation check]

- ① Use a BNC cable to connect the **SDI** output and **AES/EBU** output connectors on the output board installed in the PRV-LX1 to equipment with SDI and AES/EBU input connectors.
- ② Start playback on the PRV-LX1 (see the section "Playing Discs" in the PRV-LX1 Operating Instructions).
- ③ The operation check is completed when the SDI and AES/EBU video and audio signals are correctly output to the equipment connected in Step ①.

Note:

If the video monitor does not display a picture and there is no sound, the output board has probably not been properly connected to the PRV-LX1. Set the PRV-LX1 to standby, turn off the power and disconnect the power cord (see Step 16). Then check cable connections as described in Step 4, Step 8 and Step 10 ③.

Copyrighted material that includes a signal to prevent unauthorized copying will not display a picture and produce any sound (the screen remains black and there is no sound).

16. This completes the installation procedure.

- ① Press the **STANDBY/ON** button on the PRV-LX1 front panel to set it to standby mode.
- ② When the PRV-LX1 enters the standby mode, turn of f the power switch on the rear panel and disconnect the power cable from the AC outlet.

7.2 IC INFORMATION

• The information shown in the list is basic information and may not correspond exactly to that shown in the schematic diagrams.

3

• List of IC

AK4103AVF, GS7032, GS9020A, GS9023A, GS9025A, XC2S50-5PQ208C

2


- AK4103AVF (IC8614: DOOB ASSY)
 - 192kHz 24-Bit DIT
- Pin Arrangement


В

С

Ε

70





PRA-BD11

• Pin Function

5

No.	Pin Name	I/O	Function	
1	V1	ı	Validity bit input	
2	TRANS	I	Audio routing mode (in synchronous mode) 0: Normal mode 1: Audio routing (transparent) mode	
3	PDN	ı	Power down and reset This unit becomes powered down state when turns this pin into "L", and TXP/N pin becomes "L" and a register is initialized.	
4	MCLK	I	Master clock input	
5	SDTI	I	Audio serial data input	
6	BICK	I/O	Audio serial data clock I/O Serial clock for SDTI pin This pin can change to output pin by setting of DIF2-0.	
7	LRCK	I/O	I/O channel clock Shows the L/R channel This pin can change to output pin by setting of DIF2-0.	
	FS0	I	Sampling frequency selection 0 (in synchronous mode)	
	CSN	I	Host interface chip select (in asynchronous mode)	
8	AKMODE	I	AK4112B mode (in audio routing mode) 0: Non-AKM receiver mode, 1: AK4112B mode	
	FS1	ı	Sampling frequency selection 1 (in synchronous mode)	
9	CDTI	ı	Host interface data input (in asynchronous mode)	
40	FS2	I	Sampling frequency selection 2 (in synchronous mode)	
10	CCLK	ı	Host interface bit clock input (in asynchronous mode)	
4.4	FS3	I	Sampling frequency selection 3 (in synchronous mode)	
11	CDTO	I	Host interface data output (in asynchronous mode)	
12	C1	I	Channel status bit input	
13	ANS	ı	Asynchronous/Synchronous mode selection 0: Asynchronous mode, 1: Synchronous mode	
14	BLS	I/O	Block start I/O In the normal mode, outputs "H" with first 4 bytes. It becomes input pin in the audio routing mode. When PDN pin is "L" in the normal mode, BLS pin outputs "H".	
15	CKS0	ı	Clock mode selection 0	
16	CKS1	ı	Clock mode selection 1	
17	VDD	_	Power supply, 4.75V-5.25V	
18	VSS	_	Ground, 0V	
19	TXN	0	Differential inverting output	
20	TXP	0	Differential non-inverting output	
21	DIF0	ı	Audio serial interface selection 0	
22	DIF1	ı	Audio serial interface selection 1	
23	DIF2	I	Audio serial interface selection 2	
24	U1	I	User data bit input	

PRA-BD11

8

В

С

D

Е


71

■ GS7032 (IC8617: DOOB ASSY)

2


- Digital Video Serializer
- Pin Arrangement

В



3

Block Diagram



72

• Pin Descriptions

5

NUMBER	SYMBOL	TYPE	DESCRIPTION
1-10	PD9 - PD0	I	CMOS or TTL compatible parallel data inputs. PD0 is the LSB and PD9 is the MSB.
11	PCLKIN	I	CMOS or TTL compatible parallel clock input.
12	V _{EE3}	-	Most negative power supply connection for parallel data and clock inputs.
13	V _{CC3}	-	Most positive power supply connection for parallel data and clock inputs.
14	RSV2	I	Reserved pin. Do not connect.
15, 19, 21, 27, 28, 30, 32, 37	NC	I	No connect.
16	RSV1	I	Reserved pin. Always connect to V _{CC} .
17	V _{CC2}	-	Most positive power supply connection for internal logic and digital circuits.
18	V _{EE2}	-	Most negative power supply connection for internal logic and digital circuits.
20	LOCK	0	TTL level which is high when the internal PLL is locked.
22	R _{SET}	I	External resistor used to set the data output amplitude for SDO and SDO.
23, 26, 29	V _{EE}	-	Most negative power supply connection for shielding (not connected).
24, 25	SDO, SDO	0	Primary, current mode, 75Ω cable driving output (inverse and true)
31	BYPASS	I	When high, the SMPTE Scrambler and NRZ encoder are bypassed.
33	RESET	ı	Resets the scrambler when asserted.
34	V _{CC1}	-	Most positive power supply connection for analog circuits.
35	V _{EE1}	-	Most negative power supply connection for analog circuits.
36, 38	R _{VCO} +, R _{VCO} -	I	Differential VCO current setting resistor that sets the VCO frequency.
39, 43	V _{EE}	-	Most negative power supply connection (substrate).
40	LBWC	I	TTL level loop bandwidth control that adjusts the PLL bandwidth to optimize for lowest jitter. If the pin is set to ground the loop bandwidth is BW_{MIN} . If the pin is left floating, the loop bandwidth is approximately 3 BW_{MIN} , if the pin is tied to V_{CC} the loop bandwidths approximately10 BW_{MIN}
41, 42	LF+, LF-	I	Differential loop filter pins to optimize loop transfer performance at low loop bandwidths (NC if not used).
44	SYNC DIS	I	Sync detect disable. Logic high disables sync detection. Logic low allows 8 bit operation by mapping 000-003 to 000 and 3FC-3FF to 3FF.

73

8

В

С

D

Е


PRA-BD11

■ GS9020A (IC8108: DINB ASSY)

- Serial Digital Video Input Processor
- Pin Arrangement

В


1



2

3

Block Diagram




74

PRA-BD11

• Block Diagram - EDH and Data Core Processing

6

5



Pin Descriptions

NUMBER	SYMBOL	TYPE	DESCRIPTION
6, 7	SDI, SDI	I	Differential serial data inputs.
10, 11	SCI, SCI	I	Differential serial clock inputs.
15	HOSTIF_MODE	I	Host interface mode select. When HIGH, the host interface is configured for l≤C mode. When LOW, the host interface is configured for parallel port mode.
16	FIFOE/S	I	FIFO_RESET pulse control. When HIGH, the output FIFO_RESET pulse occurs on the EAV word. When LOW, the output FIFO_RESET pulse occurs on the SAV word.
17	CRC_MODE	I	CRC_MODE enable. When HIGH, CRC_MODE is enabled. When LOW, CRC_MODE is disabled.
18 - 20	P[7:5]	I/O	In parallel port mode, these are bits 7:5 of the host interface address/data bus. In I≤C mode, these pins must be set LOW.
21	SCL/P4	I/O	In parallel port mode, this is bit 4 of the host interface address/data bus. In I≤C mode, this is the serial clock input for the I≤C port.
22	SDA/P3	I/O	In parallel port mode, this is bit 3 of the host interface address/data bus. In I≤C mode, this is the serial data pin for the I≤C port.
23 - 25	A[2:0]/P[2:0]	I/O	In parallel port mode, these are bits 2:0 of the host interface address/data bus. In I≤C mode, these are input bits which define the I≤C slave address for the device.
26	R∕W	I	Parallel port read/write control. When HIGH, the parallel port is configured as an output (read mode). When LOW, the parallel port is configured as an input (write mode). In I≤C mode, this pin must be set HIGH.

75

В

С

D

Ε

PRA-BD11

7

5

,

• Pin Descriptions

Α	NUMBER	SYMBOL	TYPE	DESCRIPTION
	27	A/D	I	Parallel port address/data bus control. When HIGH, the parallel port is used for address input. When LOW, the parallel port is used for data input or output. In I≤C mode, this pin must be set LOW.
	28	ĊŚ	I	Parallel port chip select. When \overline{CS} is LOW and R/\overline{W} is HIGH, the GS9020A drives the address/data bus. When \overline{CS} is LOW and R/\overline{W} is LOW, the user should drive the address/data bus. When \overline{CS} is HIGH, the address/data bus is in a high impedance state (Hi - Z). In I \leq C mode, this pin must be set HIGH.
	31	RESET	ı	Reset. When LOW, the internal control circuitry is reset.
В	32 - 35	STD[3:0]	0	Video standards indication as described in section 1.4
D	36 - 40	FL[4:0]	I/O	EDH flag data port to allow access to the EDH flags.
	41, 42	S[1:0]	I/O	Control bits which select whether FF, AP, or ANC EDH flags are active on the EDH flag data port (FL[4:0]). In FLAG_MAP mode, the S[1:0] pins become outputs (see device description).
•	43	F_R/W	I	Flag port read/write control. When HIGH, FL[4:0] are configured as outputs allowing EDH flags to be read from the device. When LOW, FL[4:0] are configured as inputs allowing EDH flags to be overwritten in the outgoing EDH packet. In FLAG_MAP mode this pin must be set HIGH.
	44	INTERRUPT	0	Interrupt output. This output goes low when EDH errors occur. This pin is an open drain output and requires an external pullup resistor. If this output is not used, a pullup resistor is not required.
С	45	FLYWDIS	I	Flywheel disable. When HIGH, the internal flywheel is disabled. When LOW, the internal flywheel is enabled.
	46	NO_EDH	0	No EDH present indication. When HIGH, indicates EDH packets are not present in the incoming data stream.
•	47	FIFO_RESET	0	FIFO Reset output. Asserted LOW during the TRSID word for composite standards and the EAV or SAV word for component standards.
	48	PCLKOUT	0	Parallel clock output.
	52-60,49	DOUT[9:0]	0	Parallel digital video data outputs.
D	61	V	0	Vertical sync indication.
	62	Н	0	Horizontal sync indication.
	63 - 65	F[2:0]	0	Field indication. F2 is the MSB.
	66	FLAG_MAP	I	FLAG_MAP mode enable. When HIGH, FLAG_MAP mode is enabled. When LOW, FLAG_MAP mode is disabled.
	70, 71	SDO/SDO	0	Differential serial data outputs.
E	73	VBLANKS/L	I	Vertical blanking interval control. For NTSC signals, when VBLANKS/\(\bar{L}\) is set LOW the 19 line blanking interval is selected and when set HIGH the 9 line blanking interval is selected. For PAL D2 signals, when VBLANKS/\(\bar{L}\) is set LOW the 17 line blanking interval is selected and when set HIGH the 7 line blanking interval is selected. For PAL component signals VBLANKS/\(\bar{L}\) should be set LOW.
	74	BYPASS_EDH	I	Bypass EDH control. When HIGH, the device allows the EDH packet to pass through unaltered.
•	75	SDOMODE	I	Serial data output control. When LOW, the serial data output is re-serialized processed data. When HIGH, the serial data output is the looped through serial input. After changing SDOMODE, the GS9020A must be reset for proper operation.
	76	BLANK_EN	I	Blanking enable. When LOW, incoming data words are set to appropriate blanking levels.
	77	ANC_CHKSM	I	Ancillary checksum updating enable. When HIGH, ancillary checksum updating is enabled.

3

F

76

PRA-BD11

2

• Pin Descriptions

5

NUMBER	SYMBOL	TYPE	DESCRIPTION	
78	CLIP_TRS	I	Clip and TRS correction control. When HIGH, the TRS Blanking, ITU-R-601 clipping and TRS insertion features are enabled.	
79	TRS_ERR	0	TRS error indication. When HIGH, indicates a TRS error in the data stream such as a miss TRS, an improperly placed TRS, or an incorrect TRS ID word.	
80	ANC_DATA	0	Ancillary data indication. When HIGH, indicates that an ANC packet is coming out of the device. The output is high from the beginning of the first header word to the end of the checksum word of the ANC packet.	
1, 4, 13	VDD		Power supply connection for the serial processing circuitry (nominally +5V).	
2, 3, 14	GND		Ground connection for the serial processing circuitry.	
69	SVDD		Power supply connection for the serial data outputs. To save power when not using the SDO/SDO outputs, set this pin to ground.	
72	SGND		Ground connection for the serial data outputs.	
5, 8	VDD_SDI, SDI		Power supply connection for the internal 75 ohm pullup resistor (nominally +5V) on the serial data input lines.	
9, 12	VDD_SCI, SCI		Power supply connection for the internal 75 ohm pullup resistor (nominally +5V) on the serial clock input lines.	
29,51,68	VDD		Power supply connection for the parallel processing circuitry (nominally +5V).	
30,50,67	GND		Ground for the parallel processing circuitry.	
78	CLIP_TRS	I	Clip and TRS correction control. When HIGH, the TRS Blanking, ITU-R-601 clipping and TRS insertion features are enabled.	
79	TRS_ERR	0	TRS error indication. When HIGH, indicates a TRS error in the data stream such as a missing TRS, an improperly placed TRS, or an incorrect TRS ID word.	
80	ANC_DATA	0	Ancillary data indication. When HIGH, indicates that an ANC packet is coming out of the device. The output is high from the beginning of the first header word to the end of the checksum word of the ANC packet.	
1, 4, 13	VDD		Power supply connection for the serial processing circuitry (nominally +5V).	
2, 3, 14	GND		Ground connection for the serial processing circuitry.	
69	SVDD		Power supply connection for the serial data outputs. To save power when not using the SDO/SDO outputs, set this pin to ground.	
72	SGND		Ground connection for the serial data outputs.	
5, 8	VDD_SDI, SDI		Power supply connection for the internal 75 ohm pullup resistor (nominally +5V) on the serial data input lines.	
9, 12	VDD_SCI, SCI		Power supply connection for the internal 75 ohm pullup resistor (nominally +5V) on the serial clock input lines.	
29,51,68	VDD		Power supply connection for the parallel processing circuitry (nominally +5V).	
30,50,67	GND		Ground for the parallel processing circuitry.	

PRA-BD11

7 - 8

В

С

D

Ε

77

-

■ GS9023A (IC8106: DINB ASSY, IC8613: DOOB ASSY)


- Embedded Audio CODEC
- Pin Arrangement

В

D


Ε

1



3

Block Diagram



MULTIPLEX MODE (DOOB Assy)

78


PRA-BD11

2

3

Block Diagram

5



DEMULTIPLEX MODE (DINB Assy)

• Pin Descriptions (DINB ASSY: IC8106)

5

NUMBER	SYMBOL	TYPE	DESCRIPTION
1, 17, 26, 90	VDDINT		+3.3V power supply pins for core logic.
2-4	VM[2:0]	I	Video standard format. Used in conjunction with the TRS pin. VM[2] is the MSB and VM[0] is the LSB. See Table 1.
5	DEMUX/MUX	I	Mode of operation. When set HIGH, the GS9023A operates in Demultiplex Mode. When set LOW, the GS9023A operates in Multiplex Mode.
			NOTE: A device reset must be performed when switching between Multiplex and Demultiplex Modes while the device is powered up.
6-10,12-16	DIN[9:0]	I	Parallel digital video signal input. DIN[9]is the MSB and DIN[0] is the
			LSB. The digital video input must contain TRS information.
11, 23, 25, 29, 50, 58, 71, 82, 98, 100	GND		Device ground.
18	RESET	I	Device reset. Active low.
			NOTE: The video input to output data path will be interrupted during de vice rest.

79

8

D

Е

F

• Pin Descriptions

Α	NUMBER	SYMBOL	TYPE	DESCRIPTION
	19	WCINA	I	48kHz word clock for channels 1 and 2. Used only when operating in Multiplex Mode and when the audio source is not an AES/EBU data stream. This pin should be grounded when inputting AES/EBU digital audio data or when operating in Demultiplex Mode.
	20	WCINB	I	48kHz word clock for channe is 3 and 4. Used only when operating in Multiplex Mode and when the audio source is not an AES/EBU data stream. This pin should be grounded when inputting AES/EBU digital audio data or when operating in Demultiplex Mode.
В	21	AINA	I	Audio signal input for channels 1 and 2. AES/EBU digital audio data is bi-phase mark encoded. For all non-AES/EBU input modes, bi-phase mark encoding is not required.
	22	AINB	I	Audio signal input for channels 3 and 4. AES/EBU digital audio data is bi-phase mark encoded. For all non-AES/EBU input modes, bi-phase mark encoding is not required.
	24	PCLK	1	Video clock signal input.
-	27, 28, 75	TEST	-	Connect to ground.
С	30	SAFA	I/O	Start of audio frame indicator for channels 1 and 2. Valid only for non-AES/EBU audio formats. This pin should be grounded when inputting AES/EBU audio data. SAFA is HIGH for audio frame 0 and LOW for all other audio frames. In Multiplex Mode, this pin is an input and is supplied by the user. In Demultiplex Mode, this pin is an output and is generated by the GS9023A.
	31	SAFB	I/O	Start of audio frame indicator for channels 3 and 4. Valid only for non-AES/EBU audio formats. This pin should be grounded when inputting AES/EBU audio data. SAFB is set to HIGH for audio frame 0 and LOW for all other audio frames. In Multiplex Mode, this pin is an input and is supplied by the user. In Demultiplex Mode, this pin is an output and is generated by the GS9023A.
D	32	VFLA	I/O	Validity flag for channels 1 and 2. Valid only for non-AES/EBU audio formats. This pin should be grounded when inputting AES/EBU audio data. VFLA is HIGH when audio is invalid and LOW when audio is valid. In Multiplex Mode, this pin is an input and is supplied by the user. In Demultiplex Mode, this pin is an output and is generated by the GS9023A.
D	33	VFLB	I/O	Validity flag for channels 3 and 4. Valid only for non-AES/EBU audio formats. This pin should be grounded when inputting AES/EBU audio data. VFLB is HIGH when audio is invalid and LOW when audio is valid. In Multiplex Mode, this pin is an input and is supplied by the user. In Demultiplex Mode, this p in is an output and is generated by the GS9023A.
	34	UDA	I/O	User data for channels 1 and 2. Valid only for non-AES/EBU audio formats. This pin should be grounded when inputting AES/EBU audio data. In Multiplex Mode, this pin is an input and is supplied by the user. In Demultiplex Mode, this pin is an output and is generated by the GS9023A.
E	35	UDB	I/O	User data for channels 3 and 4. Valid only for non-AES/EBU audio formats. This pin should be grounded when inputting AES/EBU audio data. In Multiplex Mode, this pin is an input and is supplied by the user. In Demultiplex Mode, this pin is an output and is generated by the GS9023A.
	36	CSA	I/O	Channel status for channels 1 and 2. Valid only for non-AES/EBU audio formats. This pin should be grounded when inputting AES/EBU audio data. In Multiplex Mode, this pin is an input and is supplied by the user. In Demultiplex Mode, this pin is an output and is generated by the GS9023A.
	37	CSB	I/O	Channel status for channels 3 and 4. Valid only for non-AES/EBU audio formats. This pin should be grounded when inputting AES/EBU audio data. In Multiplex Mode, this pin is an input and is supplied by the user. In Demultiplex Mode, this pin is an output and is generated by the GS9023A.

PRA-BD11

• Pin Descriptions

5

NUMBER	SYMBOL	TYPE	DESCRIPTION	
38	AUXEN	I/O	Extended audio enable. When HIGH, the GS9023A processes 24-bit audio samples. When LOW, the GS9023A processes 20-bit samples. In Multiplex Mode, this pin is an input and is supplied by the user. The setting is logical OF with the related A4ON setting in host interface register address 1h. In Demultiplex Mode, this pin is an output and is generated by the GS9023A.	
39, 51, 67, 76	VDDIO		+3.3V or $+5$ V power supply pins for device I/Os. In order for device I/O to be $+5$ tolerant V _{DDIO} must be $+5$ V. Device I/O are not $+5$ V tolerant if V _{DDIO} is $+3.3$ V.	
40-48	PKT[8:0]	I/O	Arbitrary data I/O bus. In Multiplex Mode, the user must input the arbitrary data packet words starting from the secondary data identification (SDID) to the last user data word (UDW) according to SMPTE 291M. The GS9023A intemally converts the data to 10 bits by generating the inversion bit (bit 9). The checksum (CS) word is also generated internally. In Demultiplex Mode, the GS9023A outputs the arbitrary data packet words starting from the SDID to the last UDW. PKT[8] is the MSB and PKT[0] is the LSB. See Figure 11 and Figure 16.	
49	PKTEN	I/O	Arbitrary data packet enable. In Multiplex Mode, PKTEN must be set HIGH one PCLK cycle before Arbitrary packet data is input to the device. In Demultiplex Mode, the output is set HIGH when outputting Arbitrary packet data. See Figure 11 and Figure 16.	
52, 69	NC	N/A	No Connect. Do not connect these pins.	
53	WCOUT	0	48kHz word clock for channels 1, 2, 3 and 4. Valid only when operating in Demultiplex Mode.	
54	AOUTB	0	Audio signal output for channels 3 and 4. The AES/EBU digital audio output is biphase mark encoded. In all non-AES/EBU modes, the output is not bi-phase mark encoded.	
55	AOUTA	0	Audio signal output for channels 1 and 2. The AES/EBU digital audio output is biphase mark encoded. In all non-AES/EBU modes, the output is not bi-phase mark encoded.	
56, 57, 59-66	DOUT[9:0]	0	Parallel digital video signal output. DOUT[9] is the MSB and DOUT[0] is the L	
68	LOCK	0	Lock indicator. In Multiplex Mode, when HIGH, the video standard has been identified, the start of a new video frame has been detected and the device is multiplexing audio.	
			NOTE: LOCK will not be set HIGH unless at least one of the audio channel enable bits is HIGH. See "CHACT" description in Table 14.	
			In Demultiplex Mode, when HIGH, the video standard has been identified, the ëlockíprocess selected by "ACTSEL" has been validated and the device is demultiplexing audio. See "ACTSEL" description in Table 15.	
			NOTE: LOCK remains active regardless of the number of audio samples in the video stream after "lock" is achieved.	
70	BUFERR	0	Buffer error. Indicates when an internal buffer overflow/underflow error has occurred. Valid only when the device is configured to operate in Demultiplex Mode.	
			NOTE: If an internal buffer overflow/underflow condition occurs, the GS9023A does not mute the audio output.	

81

8

В

С

D

Ε

2 3 •

• Pin Descriptions

NUMBER	SYMBOL	TYPE	DESCRIPTION
72-74, 77-81	DATA[0:7]	I/O	Host Interface data bus. DATA[7] is the MSB and DATA[0] is the LSB.
83	RE	I	Read enable for Host Interface. Active LOW.
84	WE	I	Write enable for Host Interface. Active LOW.
85	CS	I	Chip select for Host Interface. Active LOW.
86-89	ADDR[3:0]	I	Host Interface address bus. ADDR[3] is the MSB and ADDR[0] is the LSB.
91	ANCI	I	ANCI Selection. Valid in Demultiplex Mode only. When set HIGH, each ancillary data packet with a DID corresponding to either the audio pac ket DID, the extended audio pac ket DID or the arbitrary packet DID is removed from the video signal. The data contained in the packets are output at the corresponding pins. The various DIDs are user programmable in the internal registers and are accessible via the Host Interface.
			NOTE: When ancillary data packets are deleted, the GS9023A does not recalculate the EDH checkwords.
			When set LOW, all ancillary data packets remain in the video signal.
92	TRS	I	TRS Selection. Used in conjunction with the VM[2:0] pins to select video standard format. In Multiplex Mode, when the TRS pin is HIGH, TRS is added to a composite video signal. In Demultiplex Mode, when HIGH, TRS is removed from a composite video signal. See Table 1.
93	EDH_INS	I	EDH Insert Selection. Valid in Multiplex Mode only. When set HIGH, the GS9023A performs EDH functions according to SMPTE RP165. When set LOW, EDH is not inserted. This setting is logical OR with the related EDHON setting in host interface register address 1h.
			NOTE: Active picture and full field data words are updated from recalculated values but error flag information is replaced with the values programmed in the internal registers via the Host Interface.
94	MUTE	I	Audio mute. In Multiplex Mode, when set HIGH, the embedded audio packets are forced to ë0í. In Demultiplex Mode, when set HIGH, the output data is forced to "0". This setting is logical OR with the related MUTE setting in host interface address 4h.
95-97	AM[2:0]	I	Audio mode format. In Multiplex Mode, AM[2:0] indicates the input audio data format. In Demultiplex Mode, AM[2:0] indicates the output audio data format. AM[2] is the MSB and AM[0] is the LSB. See Table 2.
99	ACLK	I	Input audio signal clock (128 fs). Synchronous to PCLK. In non-AES/EBU audio modes, the serial audio data is sampled on both edges of ACLK.

NOTE: All unused inputs of the GS9023A should be connected to ground.

Ε

82

PRA-BD11

2

3

• Pin Descriptions (DOOB ASSY: IC8613)

No.	SYMBOL	I/O	DESCRIPTION
1	Vddint	-	+3.3V power supply pins for core logic.
2	V M 2	1	
3	V M 1	I	Video standard format.
4	V M O	1	
			Mode of operation.
5	DEMUX/MUX#		L : Multiplex Mode (default)
	5 2 m 6 % /m 6 % "	'	H : Demultiplex Mode.
6	DIN9		11. Domaiapiox Mode.
7	DIN8	$\pm i$	
8	DIN7	+ +	CCIR656 Data input.
9	DIN6	+	Oon 1030 Bata input.
10	DIN5	1	
		1	Davida graund
11	GND		Device ground.
12	DIN4	+ !-	
13	DIN3	1	
14	DIN2	1	CCIR656 Data input.
15	DIN1		
16	DIN0	I	
17	Vddint	-	+3.3V power supply pins for core logic.
			Device reset (Active Low)
18	RESET#	1	L: Reset
			L. 11000l
19	WCINA	I	40kHz ward alack input
20	WCINB	I	48kHz word clock input
21	AINA	1	A 11 1 1 1 1
22	AINB		Audio signal input
23	GND	T -	Device ground.
24	PCLK		27MHz parallel clock input.
25	GND	+ - +	Device ground.
26	Vddint	-	+3.3V power supply pins for core logic.
27	TEST	-	Connect to ground.
28	TEST	-	Connect to ground.
29	GND		Device ground.
30	SAFA	1	Audio frame start input (Active High)
31	SAFB	I	
32	VFLA	I	Validity flag input
33	VFLB	I	
34	UDA	I	User data input
35	UDB	I	
36	CSA	I	Channel status input.
37	CSB	I	Onamici status imput.
			24bit audio enable input.
38	AUXEN	1	L : desavle (default)
			H : enable
39	Vddio	-	+3.3V power supply pins for device I/O.
40	PKT8		Proceedings to the second seco
41	PKT7	 	
42	PKT6	+	
43	PKT5	+ '	
44	KT4	+ +	Arbitrary data I/O bus.
45	PKT3		Aibiliary data 1/0 bus.
		+	
46	PKT2		
47	PKT1	1	
48	PKT0		
			Arbitrary data packet enable.
49	PKTEN		L: desavle (default)
			H: enable
50	GND		Device ground.

83

В

С

D

Ε

PRA-BD11 7

1	2	3	4

. Г	No.	SYMBOL	I/O	DESCRIPTION
A	51	Vddio	-	+3.3V power supply pins for device I/O.
	52	N.C.	-	Reserve
	53	WCOUT	0	48kHz word clock output
	54	AOUTB	0	Audio data autaut
	55	AOUTA	0	Audio data output
	56	DOUT9	0	COIDCEC data autant
-	57	DOUT8	0	CCIR656 data output
	58	GND	-	Device ground.
	59	DOUT7	0	-
	60	DOUT6	0	
	61	DOUT5	0	
В	62	DOUT4	0	CCIR656 data output
	63	DOUT3	0	·
	64	DOUT2	0	
	65	DOUT1	0	
	66	DOUT0	0	
	67	Vddio	-	+3.3V power supply pins for device I/O.
				Video and Audio clock signal
	68	LOCK	0	L: un lock
				H: lock
	69	N.C.	-	Reserve
	70	BUFERR	0	Reserve
c	71	GND	-	Device ground.
`	72	DATA7	I/O	
	73	DATA6	I/O	Host Interface data bus.
	74	DATA5	I/O	
	75	TEST	-	Connect to ground.
	76	Vddio	-	+3.3V power supply pins for device I/O.
	77	DATA4	I/O	
	78	DATA3	I/O	
	79	DATA2	I/O	Host interface data input and output bus.
	80	DATA1	I/O	
	81	DATA0	I/O	
	82	GND	-	Device ground.
D	83	RE#	1	Read enable for Host Interface (Active Low)
	84	WE#	I	Read enable for Host Interface (Active Low)
	85	CS#	1	Chip select for Host Interface. (Active Low)
	86	ADDR3	I	
	87	ADDR2	1	Host interface address bus.
	88	ADDR1	1	riost interiace addiess bus.
-	89	ADDR0	I	
	90	Vddint	-	+3.3V power supply pins for core logic.
	91	ANCI	I	Reserve
				TRS Selection.
	92	TRS	1	L: nvalid (default)
E				H: Effective
				EDH Insert Selection.
	93	EDH_INS	1	L: Invalid (default)
				H: Effective
	94	MUTE		Audio mute.
			1	H: mute
_ L		AM2	1	Audio mode format.
	95			
•	96	AM1	1	(default) AM [2:0] =000
•	96 97	AM1 AM0	l l	(default) AM [2:0] =000
•	96 97 98	AM1 AM0 GND		Device ground.
	96 97	AM1 AM0	İ	

84

PRA-BD11


1 2 3 4

■ GS9025A (IC8103: DINB ASSY)

• SDI Serial Digital Receiver

• Pin Arrangement (Top view)


5



6

Block Diagram

5



85

PRA-BD11

8

8

В

С

D

Е

2 3 4

• Pin Function

Α

В

С

No.	Pin Name	I/O	Function
1	DDI	ı	Digital data input (differential ECL/PECL)
2	DDI#	I	Digital data input (differential ECL/PECL)
3,44	VCC 75	ı	Power supply of internal 75W pull-up resistor for digital data input and output
4,8,13,22,35	VCC	_	+5V analog power supply
5,9,14,18,27, 30,33,34,37	VEE	-	Analog ground
6	SDI	I	Differential analog data input
7	SDI#	1	Differential analog data input
10	CD ADJ	ı	For threshold level adjustment of carrier detection
11	AGC-	ı	External AGC capacitor connection pin
12	AGC+	ı	External AGC capacitor connection pin
15	LF+	ı	External loop filter connection pin
16	LFS	ı	External loop filter connection pin
17	LF-	ı	External loop filter connection pin
19	RVCO RTN	ı	Return pin for frequency setting resistor
20	RVCO	I	For frequency setting resistor
21	CBG	ı	Internal bandgap filter capacitor
23-25	SS[2:0]	I/O	Auto mode: Data rate indication, Manual mode: Data rate setting
26	AUTO/MAN#	ı	Select the Auto mode and Manual mode
28	SCO#	0	Serial clock output
29	SCO	0	Serial clock output
31	SDO#	0	Equalized and reclocked serial digital data output
32	SDO	0	Equalized and reclocked serial digital data output
36	CLK EN	I	When this pin is "H", serial clock output becomes valid.
38	cosc	ı	Capacitor connection pin for timing control of internal system clock
39	LOCK	0	Lock indicator pin When this pin is "H", Lock to the input signal.
40	SSI/CD	0	Signal strength indicator/Carrier detection
41	A/D#	I	Switch the Analog data input/Digital data input
42	SMPTE	I	SMPTE/Other data rate select. TTL/CMOS compatible input.
43	OEM_TEST	0	Output Eye Monitor Only for using debugging purpose.

86

Ε

PRA-BD11

1 ■ 2 ■ 3 ■ 4

■ XC2S50-5PQ208C (DINB ASSY: IC8201, DOOB ASSY: IC8611)

6


• FPGA

These parts program the pin function by configuration ROM (IC8205: DINB ASSY, IC8610: DOOB ASSY).

7

• Pin Arrangement (Top view)

5



• Pin Function (DINB ASSY: IC8201)

No.	Pin Name	I/O	Pin Function	
1	GND	_	Digital GND	
2	(TMS)	ı	JTAG TMS	
3	SDI_D0	0	SDI digital video signal output	
4	SDI_D1	0	SDI digital video signal output	
5	SDI_D2	0	SDI digital video signal output	
6	SDI_D3	0	SDI digital video signal output	
7	SDI_D4	0	SDI digital video signal output	
8	SDI_D5	0	SDI digital video signal output	
9	SDI_D6	0	SDI digital video signal output	
10	SDI_D7	0	SDI digital video signal output	
11	GND	_	Digital GND	
12	Vcco	_	I/O power supply (3.3V)	
13	Vccint	_	Core power supply (2.5V)	
14	SDI_DAI	0	Data output for SDI Embedded Audio	
15	SDI_BCK	0	Audio clock output for SDI Embedded Audio	
16	SDI_LRCK	0	LR clock output for SDI Embedded Audio	
17	SDI_LOCK	0	The signal which shows whether the SDI-embeded signal locks H: locks, L: unlock	
18	AES_ERROR	0	The signal which shows existence of an error of AES/EBU signal H: Error nothing, L: There is an error	
19	GND	_	Digital GND	
20	MODE_SEL	ı	For operating mode setting of the AES/EBU receiver H: Master mode, L: Slave mode	
21	TP01	0	FPGA test signal output (Not connected at AVIB side)	
22	TP02	0	FPGA test signal output (Not connected at AVIB side)	
23	TP03	0	FPGA test signal output (Not connected at AVIB side)	
24	TP04	0	FPGA test signal output (Not connected at AVIB side)	
25	GND	_	Digital GND	
26	Vcco	_	I/O power supply (3.3V)	
27	TP05	0	FPGA test signal output (Not connected at AVIB side)	
28	Vccint	_	Core power supply (2.5V)	
29	TP06	0	FPGA test signal output (Not connected at AVIB side)	
30	TP07	0	FPGA test signal output (Not connected at AVIB side)	

87

В

С

D

Ε

PRA-BD11

5

1 -	2	3	4

No.	Pin Name	I/O	Pin Function		
31	TP08	0	FPGA test signal output (Not connected at AVIB side)		
32	GND	_	Digital GND		
33	TP09	0	FPGA test signal output (Not connected at AVIB side)		
34	TP10	0	FPGA test signal output (Not connected at AVIB side)		
35	TP11	0	FPGA test signal output (Not connected at AVIB side)		
36	TP12	0	FPGA test signal output (Not connected at AVIB side)		
37	TP13	0	FPGA test signal output (Not connected at AVIB side)		
38	Vccint	_	Core power supply (2.5V)		
39	Vcco	_	I/O power supply (3.3V)		
40	GND	_	Digital GND		
41	TP14	0	FPGA test signal output (Not connected at AVIB side)		
42	TP15	0	FPGA test signal output (Not connected at AVIB side)		
43	TP16	0	FPGA test signal output (Not connected at AVIB side)		
44	DINB_EXIST	0	A signal to judge that DINB is mounted H: DINB is mounted, L: DINB is not mounted		
45	SDI_VALID	0	The signal which shows whether a SDI signal is valid H: A valid SDI signal is input, L: There is not input signal, or a invalid SDI signal is input		
46	SDI_NP	0	The signal which shows whether a SDI signal is NTSC or PAL H:NTSC, L:PAL		
47	AES_LRCK	0	LR clock output for AES/EBU		
48	AES_DAI	0	Data output for AES/EBU		
49	AES_BCK	0	Audio clock output for AES/EBU		
50	M1	ı	Configuration setting (default "L", master serial mode)		
51	GND	_	Digital GND		
52	MO	ı	Configuration setting (default "L", master serial mode)		
53	Vcco	-	I/O power supply (3.3V)		
54	M2	ı	Configuration setting (default "L", master serial mode)		
55	N.C.	_	N.C.		
56	N.C.	-	N.C.		
57	20_V	1	Vsync input		
58	20_H	I	Hsync input		
59	20_STD0	I	Video standard input		
60	20_STD1	1	Video standard input		
61	20_STD2	1	/ideo standard input		
62	20_RESET#	0	Reset output		
63	14_CE	ı	Channel Status or Fs Indicator input		
64	GND	_	Digital GND		
65	Vcco	_	I/O power supply (3.3V)		
66	Vccint	_	Core power supply (2.5V)		
67	14_CD	ı	Channel Status or Fs Indicator input		
68	14_CC	ı	Channel Status or Fs Indicator input		
69	14_CB	I	Channel Status or Error Status input		
70	14_CA	1	Channel Status or Error Status input		
71	14_C0	I	Channel Status or Error Status input		
72	GND	_	Digital GND		
73	14_C	I	Channel status input (serial)		
74	14_CS12	0	Selection setting output of sub frame 1 or sub frame 2		
75	14_SEL	0	Selection setting of pin function of C0 to CE		
76	Vccint	_	Core power supply (2.5V)		
77	CLK_128FS	ı	Same as the SDI_BCK		
78	Vcco		I/O power supply (3.3V)		
79	GND	_	Digital GND		
80	CLK_27MFPGA	I	The 27MHz clock which generated from SDI		

F

88

Ε

Α

В

С

D

PRA-BD11
1 ■ 2 ■ 3 ■ 4

	Pin Name	I/O	Pin Function
No. 81	23 DEMUX/MUX#		
	23_VM0	0	GS9023A mode setting
	23_VM1	0	Video standard setting Video standard setting
	23_VM1 23_VM2	0	Video standard setting Video standard setting
	GND		
	23_AM0	0	Digital GND
	23_AM1	0	Audio output form setting
	23_AM2	0	Audio output form setting Audio output form setting
	23_AWZ 23_MUTE	0	Audio output form setting Audio mute setting
	23_EDH_INS	0	EDH insertion setting
	Vccint		Core power supply (2.5V)
	Vcco		I/O power supply (3.3V)
	GND		Digital GND
	23_TRS	0	TRS selection setting
	23_ANCI	0	ANCI selection setting
	23_ADDR0	0	Host address bus of GS9023A
	23_ADDR1	0	Host address bus of GS9023A
	23_ADDR1 23_ADDR2	0	Host address bus of GS9023A
	23_ADDR3	0	Host address bus of GS9023A
	23_CS#	0	Host CS of GS9024A
	23_WE#	0	Host WE of GS9025A
	23_RE#	0	Host RE of GS9026A
	GND		Digital GND
	DON		Digital GND
	Vcco		I/O power supply (3.3V)
	PROGRAM#		ino poner supply (c.ov)
	I/O (INT)		
107	1/0 (1141)		
	_		27MHz clock selection H: Output the clock which generated from a SDI signal to AVIB
109	CLK_SEL	0	L: Output the clock which input from AVIB to AVIB
110	23_DATA7	I/O	Host data bus of GS9023A
	23_DATA6	I/O	Host data bus of GS9023A
	23_DATA5	I/O	Host data bus of GS9023A
	23_DATA4	I/O	Host data bus of GS9023A
	23_DATA3	I/O	Host data bus of GS9023A
115	_	_	_
116		_	Digital GND
117		_	I/O power supply (3.3V)
	Vccint	_	Core power supply (2.5V)
119	_	_	-
	23_DATA2	I/O	Host data bus of GS9023A
	23_DATA1	I/O	Host data bus of GS9023A
	23_DATA0	I/O	Host data bus of GS9023A
	23_BUFERR	1	Buffer Error Indicator
124			Digital GND
	23_LOCK	1	Lock Indicator
126		<u> </u>	_
	23_DOUT0	1	SDI digital video signal input
	Vccint	<u> </u>	Core power supply (2.5V)
129	_	_	
	Vcco		I/O power supply (3.3V)

5

89 8

В

С

D

Ε

5

PRA-BD11

1	2	3	4

No.	Pin Name	I/O	Pin Function
131	GND	-	Digital GND
132	_	_	_
133	23_DOUT1	1	SDI digital video signal input
134	23_DOUT2	I	SDI digital video signal input
135	_	_	-
136	23_DOUT3	1	SDI digital video signal input
137	GND	_	Digital GND
138	23_DOUT4	1	SDI digital video signal input
139	23_DOUT5	1	SDI digital video signal input
140	23_DOUT6	ı	SDI digital video signal input
141	23_DOUT7	1	SDI digital video signal input
142	_	_	_
143	Vccint	_	Core power supply (2.5V)
144	Vcco	_	I/O power supply (3.3V)
145	GND	_	Digital GND
146	_	_	-
147	23_DOUT8	- 1	SDI digital video signal input
148	23_DOUT9	- 1	SDI digital video signal input
149	23_AOUTA	- 1	Data input (ch1/2) for SDI Embedded Audio
150	23_AOUTB	I	Data input (ch3/4) for SDI Embedded Audio
151	23_WCOUT	1	LR clock input for SDI Embedded Audio
152	I/O		
153	I/O		
154	_	_	_
155	CCLK		CLOCK
156	Vcco	_	I/O power supply (3.3V)
157	(TDO)		
158	GND	_	Digital GND
159	(TDI)		
160	TEST1	ı	Input for test mode
161	TEST2	1	Input for test mode
162	LED1	0	LED output for DINB status indication
163	LED2	0	LED output for DINB status indication
_	LED3	0	LED output for DINB status indication
165	TEST3	1	Input for test mode
166	TEST4	1	Input for test mode
	TEST5	1	Input for test mode
168	TEST6	ı	Input for test mode
	GND	T -	Digital GND
	Vcco	<u> </u>	I/O power supply (3.3V)
171	Vccint	<u> </u>	Core power supply (2.5V)
172	TEST7	0	Output for test mode
	TEST8	0	Output for test mode
	20_NO_EDH	1	NO_EDH input to use for the status check of IC
	23_AUXEN	1	Extended audio enable setting
-	23_CSB	1	Channel status input for CH3/4
_	GND	_	Digital GND
_	23_CSA	1	Channel status input for CH1/2
	23_UDB	Ī	User data input for CH3/4
	23_UDA	1	User data input for CH1/2
		1 -	

_

Ε

Α

В

С

D

1

PRA-BD11

No.	Pin Name	I/O	Pin Function		
181	23_VFLB	I	Validity Flag input for CH3/4		
182	27M_GEN	I	27MHz system clock input		
183	GND	_	Digital GND		
184	Vcco	-	I/O power supply (3.3V)		
185	14_SCK	I	Audio clock input for AES/EBU		
186	Vccint	_	Core power supply (2.5V)		
187	23_VFLA	I	Validity Flag input for CH1/2		
188	23_SAFB	I	Start of audio frame input for CH3/4		
189	23_SAFA	I	Start of audio frame input for CH1/2		
190	GND	-	ital GND		
191	23_RESET#	0	set output		
192	14_M3	0	udio output form setting		
193	14_M2	0	udio output form setting		
194	14_M1	0	Audio output form setting		
195	14_M0	0	Audio output form setting		
196	Vccint	-	Core power supply (2.5V)		
197	Vcco	-	I/O power supply (3.3V)		
198	GND	-	Digital GND		
199	14_RESET	0	Reset output		
200	14_ERF	I	Error flag Indicator		
201	14_CBL	I	Channel Status Block Indicator		
202	14_U	- 1	-		
203	14_VERF	I	/alidity + Error flag Indicator(Logical OR)		
204	14_SDATA	I	Data input for AES/EBU		
205	14_FSYNC	I	LR clock input for AES/EBU		
206	14_SCK	I	Serial clock input for AES/EBU		
207	(TCK)	I	JTAG TCK		
208	Vcco	-	I/O power supply (3.3V)		

7

8

В

С

D

Ε

6

91

8

F

PRA-BD11 7

-

5

• Pin Function (DOOB ASSY: IC8611)

Α

В

No.	Pin Name	I/O	Pin Function
1	GND	-	Digital GND
2	TMS	ı	JATG TMS
3	TXD	0	RS-232C TxD
4	RXD	 	Reserve RS-232C RxD
5	RTS	+_	Reserve RS-232C RTS
6	CTS	+_	Reserve RS-232C CTS
7	N.C.	_	Reserve
8	N.C.	 	Reserve
9	N.C.	+_	Reserve
10	N.C.	_	Reserve
11	GND	_	Digital GND
12	Vcco	_	I/O power supply (3.3V)
13	Vccint	 -	Core power supply (2.5V)
14	N.C.	 -	Reserve
15	N.C.	 -	Reserve
16	N.C.	 -	Reserve
17	N.C.		Reserve
18	N.C.	_	
_	GND	_	Reserve
19	ASCKS1	-	Digital GND
20		0	Clock mode setting of AK4103
21	ASCKS0	0	Clock mode setting of AK4103
22	ASBLS	-	Reserve
23	ASANS	0	Asynchronous / synchronous mode setting of AK4103 L: Asynchronous mode (default) H: Synchronous mode
24	ASCDOU	I	Host interface data output of AK4103
25	GND	 -	Digital GND
26	Vcco	 -	I/O power supply (3.3V)
27	ASC1	<u> </u>	Reserve
28	Vccint	 -	Core power supply (2.5V)
29	ASCCLK	0	Host interface clock input of AK4103
30	ASCDTI	0	Host interface data input of AK4103
31	ASCS	0	Host interface chip select input of AK4103 (Active Low)
32	GND	_	Digital GND
33	CLK12B	0	12.288MHz master clock of AK4103
34	ASRST	0	Reset input of AK4103 (Active Low) L: Reset H: Normal operation
35	ASTRAN	0	Audio routing mode setting of AK4103 L: Normal mode (default) H: Audio routing mode
36	ASV1	_	Reserve
37	ASU1		Reserve
38	Vccint	_	Core power supply (2.5V)
39	Vcco	_	I/O power supply (3.3V)
40	GND	_	Digital GND
41	ASDIF2	0	Serial I/F mode setting of AK4103
42	ASDIF1	0	Serial I/F mode setting of AK4103
43	ASDIF0	0	Serial I/F mode setting of AK4103
44	CLK6B	0	6.144MHz audio clock of GS9023
45	EASAF	0	Audio frame start of GS9023 (Active High)
46	EACNS	0	Channel status of GS9023
47	EABDA	0	Audio data of GS9023
48	EALRCK	0	48kHz word clock of GS9023
49	N.C.	_	Reserve
50	M1	ı	Configuration setting (default "L", master serial mode)
51	GND	_	Digital GND
52	MO	ı	Configuration setting (default "L", master serial mode)

3

92

PRA-BD11

No.	Pin Name	I/O	Pin Function	
53	Vcco	-	I/O power supply (3.3V)	
	M2		Configuration setting (default "L", master serial mode)	
55	N.C.	† <u>-</u>	N.C.	
56	N.C.	_	N.C.	
57	N.C.	<u> </u>	Reserve	
58	EAPKT8		Arbitrary (addition) data input of GS9023	
59	EAPKT7	_	Arbitrary (addition) data input of GS9023 Arbitrary (addition) data input of GS9023	
	EAPKT6	- -	Arbitrary (addition) data input of GS9023 Arbitrary (addition) data input of GS9023	
61	EAPKT5	_	Arbitrary (addition) data input of GS9023 Arbitrary (addition) data input of GS9023	
62	EAPKT4	1		
	EAPKT3	_	Arbitrary (addition) data input of GS9023	
		-	Arbitrary (addition) data input of GS9023	
64	GND	-	Digital GND	
65	Vcco	_	I/O power supply (3.3V)	
66	Vccint	_	Core power supply (2.5V)	
67	EAPKT2	_	Arbitrary (addition) data input of GS9023	
68	EAPKT1	_	Arbitrary (addition) data input of GS9023	
	EAPKT0	-	Arbitrary (addition) data input of GS9023	
70	EAPKTE	0	Arbitrary (addition) data enable input of GS9023 L: Disable (default), H: Enable	
71	EARST	0	Reset input of GS9023 (Active Low) L: Reset , H: Normal operation	
72	GND	_	Digital GND	
73	EAVM0	0	Video format setting of GS9023	
74	EAVM1	0	Video format setting of GS9023	
75	EAVM2	0	Video format setting of GS9023	
76	Vccint		Core power supply (2.5V)	
77	CLK18R	I	18.432MHz clock input for RS-232C	
78	Vcco		I/O power supply (3.3V)	
79	GND	_	Digital GND	
80	CLK27F	I	27MHz clock input for AVIB communication	
81	EAAM0	0	Audio format setting of GS9023 (default, EAAM [2:0] = 000, 24bit, left-justified)	
82	EAAM1	0	Audio format setting of GS9023 (default, EAAM [2:0] = 000, 24bit, left-justified)	
83	EAAM2	0	Audio format setting of GS9023 (default, EAAM [2:0] = 000, 24bit, left-justified)	
84	EAMUTE	0	Audio mute of GS9023 L: Normal operation (default), H: Mute	
85	GND	_	Digital GND	
86	EAEDH	0	DH insert setting of GS9023 L: Invalid (default), H: Valid	
87	EATRS	0	iming reference code setting of GS9023 L: Invalid (default), H: Valid	
88	EAA0	0	Host I/F address of GS9023	
89	EAA1	0	Host I/F address of GS9023	
90	EAA2	0	Host I/F address of GS9023	
91	Vccint	_	Core power supply (2.5V)	
92	Vcco	_	I/O power supply (3.3V)	
93	GND	_	Digital GND	
94	EAA3	0	Host I/F address of GS9023	
95	EACS	0	Host I/F chip select of GS9023 (Active Low)	
	EAWE	0	Host I/F write enable of GS9023 (Active Low)	
	EARE	0	Host I/F read enable of GS9023 (Active Low)	
	EAD7	1/0	Host I/F data input/output of GS9023	
	EAD6	I/O	Host I/F data input/output of GS9023	
	EAD5	I/O	Host I/F data input/output of GS9023	
	EAD4	I/O	Host I/F data input/output of GS9023	
	EAD3	1/0	Host I/F data input/output of GS9023	
	GND	-	Digital GND	
	CFDONE	0	DONE signal for configuration L: During configuration, H: Configuration completion	
104	OI DOINE		DONE Signarior configuration is buring configuration, its configuration completion	

PRA-BD11

7 **=** 8

В

С

D

Ε

93

5

1	2	3	4

Г	No.	Pin Name	I/O	Pin Function		
- ⊢		Vcco	-	I/O power supply (3.3V)		
		SYSRST	1	System reset (Active Low) L: Reset, H: Normal operation		
		CFINIT	I/O	Initial signal for configuration (Active Low)		
- 1	_	EAD2	I/O	Host I/F data input/output of GS9023		
- 1		EAD1	1/0	Host I/F data input/output of GS9023		
- 1		EAD0	1/0	Host I/F data input/output of GS9023		
- 1		EABUF	-	Reserve		
- 1-		EALOCK				
- 1-		SDSS0	_	Video and audio lock signal of GS9023 L: Unlock, H: Lock Reserve		
- 1-		SDLOCK	_ 	PLL lock signal of GS7032 L: Unlock, H: Lock		
- 1-		SDSS1		Reserve		
- 1-		GND	_	Digital GND		
- 1-		Vcco	_			
- ⊢		Vccint	_	I/O power supply (3.3V)		
- H		SDSS2		Core power supply (2.5V)		
- 1		SDLBWC	-	Reserve		
⊢			0	PLL loop bandwidth setting of GS7032 L: Narrow, Z: Middle (default), H: Wide		
- 1-		SDRST	0	Reset input of GS7032 (Active High) L: Normal operation, L: Reset		
- 1		EAVD0	0	Reserve CCIR656 data input of GS9023		
- 1-		GND	_			
- 1-			-	Digital GND		
- 1		EAVD1	0	CCIR656 data input of GS9023		
- 1		EAVD2	0	CCIR656 data input of GS9023		
- 1-		EAVD3	0	CCIR656 data input of GS9023		
		Vccint	-	Core power supply (2.5V)		
- ⊢		EAVD4	0	CCIR656 data input of GS9023		
_ F	130	Vcco	_	I/O power supply (3.3V)		
_ H	131	GND	-	Digital GND		
_ H		EAVD5	0	CCIR656 data input of GS9023		
- 1-		EAVD6	0	CCIR656 data input of GS9023		
- 1		EAVD7	0	CCIR656 data input of GS9023		
_ H		EAVD8	0	CCIR656 data input of GS9023		
- ⊢		EAVD9	0	CCIR656 data input of GS9023		
- 1-		GND	-	Digital GND		
- ⊢		ASBDA	0	Audio data input of AK4103		
-		ASBCK	0	Bit clock input of AK4103		
		ASLRCK	0	LR clock input of AK4103		
		N.C.	_	Reserve		
			_	Reserve		
		Vocint	_	Core power supply (2.5V)		
		Vcco	_	I/O power supply (3.3V)		
			_	Digital GND Clatural EDC List in the cost this lighting		
		LED6	0	Status LED6 L: Lights out, H: Lighting		
- 1		LED5	0	Status LED5 L: Lights out, H: Lighting		
		LED4	0	Status LED4 L: Lights out, H: Lighting		
- 1		LED3	0	Status LED3 L: Lights out, H:Lighting		
- 1		N.C.	_	Reserve		
- 1		N.C.	-	Reserve		
		LED1	0	Status LED1 L: Lights out, H:Lighting		
		CFDATA	1	Data for configuration		
		LED2 CFCCLK	0	Status LED2 L: Lights out, H:Lighting		
- 1			I	Lock for configuration		
L	156	Vcco	_	I/O power supply (3.3V)		

F

Α

В

С

D

Ε

PRA-BD11
1 ■ 2 ■ 3 ■ 4

			_,,		
No.	Pin Name	I/O	Pin Function		
	TDOX	0	JATG TDO		
	GND	<u> </u>	Digital GND		
	TDOC	I	JATG TDI		
	XID7	I	CCIR656 data output of AVIB		
	XID6	I	CCIR656 data output of AVIB		
	XID5	I	CCIR656 data output of AVIB		
	XID4	I	CCIR656 data output of AVIB		
	XID3	I	CCIR656 data output of AVIB		
	XID2	I	CCIR656 data output of AVIB		
166	XID1	I	CCIR656 data output of AVIB		
	XID0	I	CCIR656 data output of AVIB		
168	N.C.		Reserve		
169	GND		Digital GND		
170	Vcco	_	I/O power supply (3.3V)		
171	Vccint		Core power supply (2.5V)		
172	N.C.		Reserve		
173	N.C.	_	Reserve		
174	N.C.	_	Reserve		
175	N.C.	-	Reserve		
176	SDOENA	I/O	Signal for communication of AVIB		
177	GND	_	Digital GND		
178	TEST	I	Test mode setting L: Test mode, H: Normal operation (default)		
179	N_P	1	Video output format setting of test mode L: PAL H: NTSC (default)		
180	N.C.	_	Reserve		
181	N.C.	T -	Reserve		
	CLK27F	ı	27MHz clock input for video		
	GND	<u> </u>	Digital GND		
	Vcco	<u> </u>	I/O power supply (3.3V)		
	CLK36		36.864MHz clock input for audio		
	Vccint	<u> </u>	Core power supply (2.5V)		
187		<u> </u>	Reserve		
	RSTINT		nside reset signal (Active Low) L: Reset, H: Normal operation		
	RSTINT	0	nside reset signal (Active Low) L. Reset, H. Normal operation		
	GND	-			
191		+-	Digital GND Reserve		
	XIBCK	<u> </u>	Bit clock output of AVIB		
	XIBDA	<u> </u>	Audio data output of AVIB		
	XILRCK	<u> </u>	LR clock output of AVIB		
194			Reserve		
		-			
	Vocint	-	Core power supply (2.5V)		
	Vcco	-	I/O power supply (3.3V)		
	GND	-	Digital GND		
199		 -	Reserve		
200		-	Reserve		
201		-	Reserve		
202		-	Reserve		
203		-	Reserve		
204		 -	Reserve		
205		-	Reserve		
206		 -	Reserve		
207	TCK	I	JATG TCK		
	Vcco	l –	I/O power supply (3.3V)		

95

8

В

С

D


Ε

PRA-BD11 7

5

8. PANEL FACILITIES

[PRA-BD11]



3

1 SDI input connector

Input connector for SDI signals.
Connect to an SDI output connector on an industrial VTR or other equipment.
Note that embedded audio does not support input of compressed audio.

② AES/EBU input connector

Input connector for AES/EBU signals. Connect to an AES/EBU output connector on an industrial VTR or other equipment. This interface does not support the CP-1201 consumer format and compressed audio input. Input only AES/EBU signals synchronized with the selected video signal to the PRV-LX1.

3 DC IN connector

PRA-BD11 power connector. Use the supplied 4-pin cable (M) to connect the PRA-BD11 to the designated connector on the PRV-LX1.

4 26-pin connector

Connector that transfers signals between the PRA-BD11 and PRV-LX1. Use the supplied FFC (M) cable to connect the PRA-BD11 to the designated connector on the PRV-LX1.

(5) 30-pin connector


Connector that transfers signals between the PRA-BD11 and PRV-LX1. Use the supplied FFC (L) cable to connect the PRA-BD11 to the designated connector on the PRV-LX1.

96

PRA-BD11

[PRA-BD12]

5



1 SDI output connector

Output connector for SDI signals. Connect to an SDI input connector on an industrial VTR or other equipment. Note that embedded audio does not support output of compressed audio.

2 AES/EBU output connector

Output connector for AES/EBU signals. Connect to an AES/EBU input connector on an industrial VTR or other equipment. This interface does not support the CP-1201 consumer format and compressed audio output.

3 DC IN connector

PRA-BD12 power connector. Use the supplied 4-pin cable (L) to connect the PRA-BD12 to the designated connector on the PRV-LX1.

4 30-pin connector

5

Connector that transfers signals between the PRA-BD12 and PRV-LX1. Use the supplied FFC (L) cable to connect the PRA-BD12 to the designated connector on the PRV-LX1.

97

8

В

С

D

Ε

2 3 4

■ Jigs list

PRV-LX1 (Product -jig ① for checking): The PRA-BD11 is to be mounted.

• PRV-LX1 (Product -jig ② for checking): The PRA-BD12 (product -jig) is to be mounted.

• PRA-BD11 (product) • PRA-BD12 (product)

• GGV1035 (Test disc: DVDT-001) • DKP3673 (4 pin cable (M)) • DKP3674 (4 pin cable (L)) • DDD1266 (FFC cable (M))

• DDD1267 (FFC cable (L)): 2 cables

• GGF1348 (RS-232C -jig (DVD interface jig for servicing))

• VDA1681 (Cable)

• BNC - BNC cable (3C-2V or 5C2V) : 2 cables • GGF1505 (Driver for 6 angle Nute)

• AV amplifier & Speaker

• TV monitor

В

98

Ε